An overview of CMOS activities for the ATLAS upgrade

Eva Vilella

Department of Physics, University of Liverpool, Oliver Lodge, Liverpool L69 7ZE UK

vilella@hep.ph.liv.ac.uk



Outline

1. Introduction

2. ams 0.35 $\mu m/180$ nm

- H35DEMO
- CHESS1-2
- MuPix8/ATLASPix

3. LFoundry 150 nm

- Prototype overview
- CCPD_LF
- Fully monolithic designs FEI3-style

4. TowerJazz 180 nm

- Investigator
- New prototypes

5. Other technologies

6. Summary



Introduction

Why HV-CMOS, HV-MAPS, HV/HR-MAPS, DMAPS... in the ATLAS upgrade?

- Motivated for the need of low-cost large area detectors
- With less material (avoid bump bonding)

With the requirements of

- Being able to cope with the radiation level (> $10^{15} n_{eq}/cm^2$)
- and the high rate (\sim MHz/mm²)

What can HV-CMOS detectors offer?

- Produced in commercially available technologies \rightarrow reliable, mature, low-cost
- $HV \rightarrow$ fast charge collection by drift and high radiation tolerance
- HR \rightarrow to widen the depletion region of the sensor and improve signal, now available in most foundries
- R/O electronics embedded inside the sensor area
- Possibility of monolithic sensors with standalone R/O



ams 0.35 µm/180 nm

Key features:

- Technology node $0.35 \,\mu\text{m}/180 \,\text{nm}$
- Wells No possibility of isolating n-wells from the collecting deep n-well. No CMOS electronics in the sensor area. Can induce cross-talk.
- Metal layers
- **HR** 20 (standard value) 1k Ω ·cm (since 2015/6)
- **HV** -150 V < HV < 0 V

4/6

- **Depletion region** 140 μm thick
- Backside biasing Not possible
- Stitching Not possible

Prototypes:

- ams 0.35 μ m \rightarrow Initial R&D developments, H35CCPDv1-2, H35DEMO, HVStrip, CHESS1-2 (strips)
- ams 180 nm → CCPDv1-8, CLICpix=CCPDv3, C3PD, MuPix1-8 (Mu3e), MuPix8/ATLASPix





I. Peric, NIMA 650 pp. 158-162, 2011

<u>ams 0.35 µm – H35DEMO</u>

Summary:

- Submitted in October 2015 (eng. run)
- It includes:
 - 2 matrices of pixels with R/O coupled to FEI4. Pixels without comparators.
 - 2 monolithic matrices of pixels with standalone R/O. Pixels with nMOS/CMOS comparators. Digital blocks (FE-I3 style) are in the periphery of the matrices.
 - Different pixel flavours
 - Test structures for TCT/e-TCT and sensor capacitance measurement

5/17

- Pixel size: 50 μm x 250 μm for 1-to-1 connection to FEI4
- Timing resolution: 25 ns
- Readout speed: 320 MHz
- Rad-hard design
- Resistivity: 20 Ω ·cm, 80 Ω ·cm, 200 Ω ·cm, 1k Ω ·cm
- Detection efficiency > 99% in test beams

Neutron irradiation at Ljubljana + e-TCT

OF



NIVERSITY





E. Vilella, JINST 11 C01012, 2016

1k Ω·cm chip thinned to 100 μ m with backside contacts



ams 0.35 µm – CHESS strip development

CHESS1 is a test chip:

- Submitted in August 2014
- It includes:
 - Test transistors
 - Passive pixels of different length (45 μm x 100-800 μm)
 - Standalone amplifiers
 - Active pixels with embedded amplifiers
 - Passive arrays for charge collection studies
- Resistivity: 20 Ω·cm (standard value)

CHESS2 is full reticle demonstrator:

- Submitted in 2016
- Design by SLAC and UCSC, support from KIT
- It includes:
 - Array of 128 by 32 striplets with full digital encoding and readout
 - Array of 16 by 32 pixels with multiplexing
 - Test structure for LVDS/CMOS and CMOS/LVDS transmission + pixels arrays for e-TCT and capacitance measurements
- Cell size and timing resolution: 40 μm x 630 μm, 25 ns
- Readout speed: 320 MHz
- Rad-hard design
- Resistivity: 20 Ω·cm, 50-100 Ω·cm, 200-300 Ω·cm, 600-2k Ω·cm

6/17





<u>ams 180 nm – Prototypes</u>

- **CCPDv1 (2011)** Basic design. <u>Pixel size 33 μm x 125 μm</u>, readout with FEI4 pixel readout ASIC.
 - **CCPDv2 (2012)** Improved radiation tolerance (850 Mrad), linear transistors replaced with enclosed ones.
 - **CCPDv3 (2013)** Large matrix with 25 μ m x 25 μ m implemented, readout with CLICpix pixel readout ASIC.
- CCPDv4 (2014) Pixel position encoded as pulse length.
- **CCPDv5 (2015)** Comparator with time walk compensation.
 - CCPDv6 Chip version in AMS aH18 process, a new version of H18 process that offers more flexibility such as the use of HR substrates.
- Chip version with a new guard ring geometry that allows higher bias CCPDv7 voltage of up to -150 V.







ams 180 nm – MuPix8/ATLASPix and new design



New design:

 Studies considering the integration of RD53-like periphery logic



LFoundry 150 nm

Key features:

- Technology node 150 nm
- Wells
 Deep p-well (PSUB) to isolate n-wells from deep n-well (collecting electrode).
 Full CMOS electronics are possible in the sensor area.
- Metal layers
- **HR** $10 \Omega \cdot \text{cm} \sim 4k \Omega \cdot \text{cm}$

6

- **HV** -120 V < HV < 0 V
- Depletion region $~\sim \!\! 170 \ \mu m$ thick @ -110 V
- Backside biasing Possible
- Stitching Possible



P. Rymaszewski, JINST 11 C02045, 2016

Prototypes:

- CCPD_LF (VA/VB), LF-CPIX Demo. (VA/VB), MonoPix Demo., COOL, LF_ATLASPix, LFHVMAPS_FEI3



LFoundry 150 nm – Prototypes



Features:

- Submitted in August 2014
- Design by Bonn, CPPM, KIT
- 33 μm x 125 μm pixels
- R/O coupled to FE-I4
- Sub-pixel encoding, res: $2k \Omega \cdot cm$ No sub-pixel encoding



NIVERSITY

0 F



Features:

- Submitted in April 2016
- Design by Bonn, CPPM, IRFU
- $-50 \mu m \times 250 \mu m$ pixels
- R/O coupled to FE-I4



- Submitted in August 2016
- Design by IFAE, KIT, Uni. Geneva and Uni. Liverpool
- Different pixel sizes
- Different matrices (1 CCPD and 5 monolithic) and test structures
- Resistivities: 100 Ω·cm, 500-1k Ω ·cm, 1.9k Ω ·cm and 3.8k Ω ·cm

10/17



- - Standalone R/O
 - Resistivity: 2k Ω·cm





of CCPD LF chip



Features:

- Submitted in August 2016
- Design by Bonn, CPPM, IRFU
- 50 μm x 250 μm pixels

LFoundry 150 nm – Results from CCPD_LF

Leakage current 10-4 10 $10^{15}n_{eq}/cm^2$ pre-rad **Summary:** 10-3 10-6 - 2k Ω·cm 10 10 current [A] Leakage current [A] - Thinned to 100 μm - 300 μm - Backside contact for HV 10-5 10-8 $V_{BD} = -110 V$ 20C - 33 μ m x 125 μ m pixels, 3 x 2 pixels = 2 FE-I4 cells Leakage 15C 10-9 10-6 100 20C - Sensor R/O includes: pulse input, CSA, comparator 5C 150 10⁻¹⁰ 10 0C 100 with 4-bit trim DAC and output stage for voltage -5C 5C -100 amplitude encoding -0C 10⁻¹¹ 10 -15C -10C -20C - Sensor chip attached to R/O chip -200 10-12 10 400-350-300-250-200-150-100-50 0 400-350-300-250-200-150-100-50 0 Reverse bias voltage [V] Reverse bias voltage [V] **TID irradiation with X-ray** Neutron irradiation at Ljubljana + e-TCT Time-walk Collected charge [ke⁻] 1.2 FWHM (μm) $\dot{\Phi} = 0$ 6.1 16.5 1.1 1.6 Normalized gain 6.0 8.0 8.0 8.0 200 120 Preliminary = 1e14 Rymaszewski, JINST 11 C02045, 2016 Mandic, RD50 Workshop, 2016 Hirono, arXiv:1612.03154, 2016 TH=2mV(190e) = 5e14**LFoundry** = 1e15 Realative delay of Monitor [ns] TH=27mV(2600e) 100 150 = 5e15= 8e15 0.6 80 Linear short (0.9 µm) 0.5 50 Mrad Linear long (1.5 µm) 100 60 2.5 **ELTs** 40 2.0 50 1.5 Full symb. no BP 20 25 ns Empty symb. BP Ь. 1.0 ٩. 60 100 120 140 160 180 200 20 40 80 0.20 0.25 0.30 0.35 0.5 0.00 0.05 0.10 0.15 Bias voltage (V) 10-2 10-1 10⁰ 10¹ 10² Ampout [V] TID [Mrad] Chips functional after irradiation, High threshold (2600 e⁻) 79% hits in-time \rightarrow but with 20-30% less gain Low threshold (190 e⁻) 91 % hits in-time \rightarrow

UNIVERSITY OF

Vormalized noise

11/17

LFoundry 150 nm – Fully monolithic designs FEI3-style





12/17

TowerJazz 180 nm

Key features:

- Technology node 180 nm
- Wells Deep p-well to isolate n-wells from p-epi layer. Full CMOS electronics are possible in the sensor area.
- Metal layers 6
- Gate oxide 3 nm (good for radiation tolerance)
- **HR** 1k − 8k Ω·cm
- **HV** -6 V < HV < 0 V
- **Epi-layer** $18 40 \ \mu m$ thick
- Backside biasing Possible
- <u>Small n-well diode</u> → <u>low sensor capacitance</u> (~5 fF) → higher gain, better SNR, faster signal and potentially lower power consumption

CERN-TJ modified process:

- Normally, small electrodes produce weak fields under deep p-wells and signal collection after irradiation becomes difficult on edges (efficiency drop towards pixel edges)
- CERN-TJ → Add planar n-type layer to significantly <u>improve lateral</u> <u>depletion and charge collection after irradiation</u>. Implemented in Investigator test chip.

Prototypes:

- ALPIDE (ALICE upgrade chip), MISTRAL, ASTRAL, CHERWELL, Explorer, Investigator, MALTA, MonoPix



13/17



D. KIM et al., JINST 11 C02042, 2016



<u>TowerJazz 180 nm – Results from Investigator</u>

- Investigator chip has pixels with $\rightarrow 50 \ \mu m$ pitch, 3 μm size collection electrode and 20 μm spacing 25 μm p-epi layer
- Investigator <u>irradiated</u> in IJS Ljubljana (TRIGA) in several steps <u>up to 1.0·10¹⁵ n_{eq}/cm²</u> (NIEL 1.0·10¹⁵ n_{eq}/cm², 1 Mrad TID)
- Measurements up to 10¹⁶ n_{eq}/cm² are ongoing
- Little change to signal after irradiation
- First test beam measurements indicate no efficiency loss on pixel boundaries after 1.0·10¹⁵ n_{eq}/cm² (standard process not working after this fluence)



TowerJazz 180 nm – New prototypes

New developments towards a dedicated CMOS chip that matches ATLAS specifications:

- Analog front-end with CSA + discriminator optimized for 25 ns in-time efficiency and low threshold operation
- 2 cm x 2 cm chip size with < 50 μ m x 50 μ m pixels
- Monolithic design includes readout architecture which copes with ATLAS outer layer hit rate requirement

	TJ MALTA chip	TJ MonoPix chip
Pixels	512 x 512	512 x 526
Active area	18 mm x 18 mm	18 mm x 10 mm
Features	Hit memory in active matrix All hits are asynchronously transmitted over high speed bus to EoC logic No clock distribution over active matrix to minimize power and digital-analog crosstalk	Hit memory in active matrix (2 FF per pixel) Synchronous column drain architecture Hit address asserted to bus with 40 MHz 6-bit ToT encoding at end of column
Design	CERN	Bonn





Other technologies

XFAB:



ESPROS:

Global Foundries:

Summary

- At present time, lots of R&D dedicated to the development of HV/HR-CMOS/MAPS detectors:
 - In <u>different commercially available HV-CMOS technologies</u>
 - ams 0.35 μm, ams 180 nm, LFoundry 150 nm, TowerJazz 180 nm, XFAB 180 nm, ESPROS 150 nm, Global Foundries 130 nm...
 - A large number of prototypes and a few demonstrators have been produced
 - Encouraging results
 - Good radiation tolerance
- Option to readout HV-CMOS sensors with existing R/O ASICs:
 - FEI4
 - CLICpix
- Recent alternative of monolithic HV-MAPS <u>with standalone R/O</u>:
 - With digital circuits in the periphery or in the sensor area depending on the technology
- Steps towards the integration of periphery circuits in prototypes



