

# Characterization of Transient Threshold Voltage Shifts in Enhancement- and Depletion-mode AlGaN/GaN Metal-Insulator-Semiconductor (MIS)-HEMTs

Miao Cui<sup>1</sup>, Yutao Cai<sup>1</sup>, Sang Lam<sup>2</sup>, Wen Liu<sup>2</sup>, Chun Zhao<sup>2</sup>, Ivona Z. Mitrovic<sup>1</sup>, Stephen Taylor<sup>1</sup>, Paul R. Chalker<sup>1</sup> and Cezhou Zhao<sup>2\*</sup>

<sup>1</sup>Department of Electrical and Electronic Engineering, University of Liverpool, UK.

<sup>2</sup>Department of Electrical and Electronic Engineering, Xi'an Jiaotong-Liverpool University, Suzhou, China

\*E-mail Address: Cezhou.Zhao@xjtlu.edu.cn

## Abstract

Both enhancement- and depletion-mode AlGaN/GaN metal-insulator-semiconductor HEMTs were fabricated with Al<sub>2</sub>O<sub>3</sub> as the gate dielectric formed by atomic layer deposition (ALD). With the common problems of threshold voltage hysteresis in AlGaN/GaN MIS-HEMTs, DC I-V and fast transient I-V as well as frequency-dependent C-V measurements were performed to characterize the threshold voltage shifts  $\Delta V_{th}$  and hence to systematically study the underlying mechanism. The experimental results reveal that  $\Delta V_{th}$  can be as high as 1.0 V at  $V_{G,max} = 5$  V in transient I-V measurements despite the much lower values of 0.42 V in static and CV measurements. This has significant implications in using AlGaN/GaN MIS-HEMTs for high voltage switching applications. Besides, multi-frequency C-V measurements show that the primary  $\Delta V_{th}$  is frequency independent but the second onset of voltage shifts ( $\Delta V_2$ ) shows obvious frequency dependence. These results imply the likely mechanism of slow (deep) Al<sub>2</sub>O<sub>3</sub> interface traps accounting for  $\Delta V_1$  hysteresis, and fast (shallow) interface traps accounting for  $\Delta V_2$ .

**Key words:** AlGaN/GaN MIS-HEMT, Al<sub>2</sub>O<sub>3</sub>/III-N interface traps (fast and slow) and threshold voltage hysteresis.

## Introduction

AlGaN/GaN heterostructure-based high electron mobility transistors (HEMTs) are promising electronic devices for high frequency, high voltage and high temperature applications. Most of the reported AlGaN/GaN HEMTs are depletion-mode (D-mode) devices due to the nature of two-dimensional electron gas (2DEG) at the AlGaN/GaN hetero-interface. Various techniques have been developed to realize the normally-off enhancement-mode (E-mode) operation, such as gate recess [1], fluorine plasma treatment [2] and p-type cap layer engineering [3]. In the realization of D- and E-mode devices, gate insulator can be used to suppress the gate leakage current in AlGaN/GaN metal insulator semiconductor (MIS)-HEMTs. However,  $V_{th}$  hysteresis ( $\Delta V_{th}$ ) at large forward gate bias have been commonly reported in AlGaN/GaN MIS-HEMTs. The cause of  $V_{th}$  hysteresis is attributed to dielectric induced defect states at the dielectric/III-N interface. Different experimental efforts [4]-[7] have been attempted to the reduce  $V_{th}$  hysteresis. So far, very few research has been reported on the systematic studies of Al<sub>2</sub>O<sub>3</sub>/III-N interface states that induce  $\Delta V_{th}$  hysteresis.

In this work, we use a combination of standard I-V, fast-ramp I-V and frequency-dependent C-V measurements to characterize the shifts in  $V_{th}$  of both E-mode and D-mode MIS-HEMTs for better understanding of the dielectric induced  $V_{th}$  hysteresis.

## Experiments

The AlGaN/GaN epitaxy used in this work consists of a 4- $\mu$ m GaN buffer on a Si substrate, a 0.4- $\mu$ m AlN spacer, a 23-nm Al<sub>0.25</sub>Ga<sub>0.75</sub>N barrier and a 3-nm GaN cap layer. The fabrication process started with mesa etching and the Au-free source and drain ohmic contacts were formed by e-beam evaporation of Ti/Al/Ni/TiN (25/125/45/55 nm) metal stacks. Annealing at 800 °C for 45 s in N<sub>2</sub> ambient was then performed by rapid thermal annealing (RTA). The contact resistance  $R_C$  is 1.3  $\Omega \cdot$  mm.

Both D-mode and E-mode MIS-HEMTs were fabricated on the same wafer substrate in the first sample (referred to as sample A), with the structures and process steps shown in Fig. 1(a) and (b) respectively. 300 nm plasma enhanced vapor deposition (PECVD) SiN<sub>x</sub> was deposited as an etching hard mask for the E-mode gate recess. Digital etching using O<sub>2</sub> plasma treatment at the GaN surface for 3 min at 60 °C with an RF power of 100 W was performed. Afterwards, the oxidation layer was removed by wet etching in 1:10 hydrochloric acid for 1 min, after 40 cycles of digital etching. A partial recess depth of around 22 nm was verified by atomic force microscopy (AFM) for a slow etch rate of about 0.6 nm per cycle. 15 nm ALD Al<sub>2</sub>O<sub>3</sub> gate dielectric for E/D-mode was deposited and Ni/TiN were finally evaporated as the gate metal.

For comparison purposes, sample B of HEMTs was also fabricated but without the Al<sub>2</sub>O<sub>3</sub> dielectric to study the III-N body induced  $\Delta V_{th}$  hysteresis.




Fig. 1. (a) Schematic diagram and (b) fabrication steps of E- and D-mode MIS-HEMTs fabricated on the same substrate in sample A.

## Results and Discussion

Figs. 2(a) and 2(b) respectively show the typical  $I_D$ - $V_G$  (linear and semi-log scale) of the D-mode and E-mode MIS-HEMTs of sample A. The threshold voltage  $V_{th}$  is about -10.4 V for the D-mode device and +0.6 V for the E-mode device as determined by extrapolation in the linear region. Both devices show similarly high on/off current ratio of  $10^8$ .

Bi-directional DC current-voltage (I-V) tests were performed to study the  $\Delta V_{th}$  hysteresis (the shift in  $V_{th}$  between the up and down sweeps) at different maximum gate voltage  $V_{G,max}$ . During the up sweep, gate injection electrons are trapped by the dielectric/III-N interface states, and only fast electrons can emit during the down sweep. Deep acceptor-like traps (slow traps) cannot emit electrons and are usually

negatively charged. They can partially deplete 2DEG electrons and therefore induce a positive shift of  $V_{th}$  during down sweep [8]. Solid lines in Fig. 3 (c) show the static  $V_{th}$  hysteresis of the D-mode (black line) and E-mode (red line) MIS-HEMTs with ALD-formed  $Al_2O_3$  in sample A, and D-mode (blue line) HEMT without  $Al_2O_3$  in sample B. The  $V_{th}$  hysteresis at different  $V_{G,max}$  is similar for both D-mode and E-mode devices of sample A. This indicates that the  $V_{th}$  hysteresis induced by gate injection electrons is not related to the AlGa<sub>N</sub> barrier, but the ALD-formed  $Al_2O_3$  gate dielectric. This can also be confirmed by measurement results (blue line) of sample B because  $V_{th}$  hysteresis without  $Al_2O_3$  is negligible at  $V_{G,max} < 5$  V compared with sample A. The small  $\Delta V_{th}$  at  $V_{G,max} = 5$  V might be caused by large gate leakage current (which is not shown here).




Fig. 2. Transfer characteristics of D-mode (a) and E-mode (b) MIS-HEMTs of sample A. (device dimension:  $L_{GS}/W_G/L_G/L_{GD} = 5/50/3/10$   $\mu m$ ).




Fig. 3. Experimental setup for transient measurements with  $R_L = 1$  k $\Omega$ . (b) Triangular waveform  $V_g(t)$  and response  $V_d(t)$ . (c)  $V_{G,max}$  dependent  $\Delta V_{th}$  comparison between fast transient and static I-V measurements for E- and D-mode MIS-HEMTs with  $Al_2O_3$  in sample A, and static I-V for D-mode HEMTs without  $Al_2O_3$  in sample B.

Fig. 3(a) shows the fast transient measurement setup as described in [9] to study the dynamic  $V_{th}$  hysteresis. The device under test (DUT) is connected in series with a load resistor  $R_L = 1$  k $\Omega$ . The waveform of the fast ramp gate voltage  $V_g(t)$  and the corresponding drain voltage response  $V_d(t)$  are simultaneously recorded by a digital oscilloscope in Fig. 3(b). The calculated  $I_D$ - $V_g$  curves are used to extract  $\Delta V_{th}$  between ramp-up and ramp-down. Fig. 3(c) gives  $\Delta V_{th}$  comparison between the fast transient and static measurements for both D-mode and E-mode MIS-HEMTs in sample A. It can be seen that  $\Delta V_{th}$  of transient measurements is always larger than that of static measurements. The discrepancies become increasingly large with high  $V_{G,max}$ .  $\Delta V_{th}$  is less than 0.45 V for both E- and D-mode devices in static tests while  $\Delta V_{th}$  can be up to 1 V in transient tests at  $V_{G,max} = 5$  V. As a result,  $\Delta V_{th}$  hysteresis can be

much underestimated in conventional “slow” quasi-static measurements, due to recovery effects during relatively long measurement delay. Besides, higher  $V_{G,max}$  leads to excessive filling of shallower (or fast) traps that can be detected by only fast transient I-V, but not the static tests [9].

To study fast traps of  $Al_2O_3$ /III-N interface states and their impact on  $V_{th}$  hysteresis, frequency-dependent C-V measurements were performed. Figs. 4(a) and 4(b) respectively show frequency-dependent C-V curves of D-mode and E-mode MIS capacitors in sample A. The normal  $Al_2O_3$ /AlGa<sub>N</sub>/Ga<sub>N</sub> capacitor exhibits two rising slopes, with the first slope around -8 V related to 2DEG formation and the second slope around 5 V related to the  $Al_2O_3$ /AlGa<sub>N</sub> interface. The second slope reflects the electron transfer from the AlGa<sub>N</sub>/Ga<sub>N</sub> interface to the  $Al_2O_3$ /AlGa<sub>N</sub> interfaces [7]. Fig. 4(c) shows the dependence of  $\Delta V_{th}$  on the interface emission time constant  $\tau_{emission}$ , with  $\Delta V_1$  at 100 nF/cm<sup>2</sup> and  $\Delta V_2$  at 220 nF/cm<sup>2</sup>.  $\Delta V_2$  increases with  $\tau_{emission}$ , indicating that fast traps ( $\tau_{emission}$  from ms to several  $\mu s$ ) contribute to the onset of voltage hysteresis  $\Delta V_2$  of the MIS capacitors but have little impact on  $\Delta V_1$ .




Fig. 4. Frequency-dependent C-V curves. (a) D-mode and (b) E-mode MIS capacitors of sample A. (c) Frequency-dependent voltage hysteresis ( $\Delta V_1$  for the first slope and  $\Delta V_2$  for second slope).

## Conclusion

$V_{th}$  hysteresis has been systematically studied in E-mode and D-mode AlGa<sub>N</sub>/Ga<sub>N</sub> MIS-HEMTs by DC I-V, fast ramp I-V and frequency-dependent C-V measurements. Larger  $\Delta V_{th}$  are obtained from transient I-V measurements and the worse  $V_{th}$  hysteresis is related to fast (shallow) traps at the  $Al_2O_3$ /III-N interface. The  $V_{th}$  hysteresis is underestimated in common static measurements of AlGa<sub>N</sub>/Ga<sub>N</sub> MIS-HEMTs.

## References

- [1] W. Saito *et al.*, *IEEE Trans. Electron Devices*, 53, 356–362, 2006.
- [2] Y. Cai *et al.*, *IEEE Trans. Electron Devices*, 53(9), 2006.
- [3] T. Mizutani *et al.*, *J. Appl. Phys.* 113, 034502 (2013).
- [4] Y. Wang *et al.*, *IEEE Electron Device Letters*, 34(11), 2013.
- [5] S. Yang *et al.*, *IEEE Trans. Electron Devices*, 62(6), 2015.
- [6] X. Lu, *et al.*, *IEEE Trans. Electron Devices*, 64(3), 2017.
- [7] Z. Yatabe *et al.*, *Jpn. Phys. D: Appl. Phys.* 49 (2016) 393001.
- [8] S. Huang *et al.*, *Jpn. J. Appl. Phys.* 50 (2011) 110202.
- [9] S. Yang *et al.*, *IEEE Electron Device Letters*, 37(2), 2016.

**Acknowledgement:** This work was supported by the Suzhou Science and Technology program (SYG201728), Suzhou Industrial Park Initiative Platform Development for Suzhou Municipal Key Lab for New Energy Technology (RR0140), the Key Program Special Fund in XJTU (KSF-A-05), and the XJTU Research Development Fund (PGRS-13-03-01 and RDF-14-02-02).