

Effect of High-k Passivation Layer on High Voltage Properties of GaN Metal-Insulator-Semiconductor Devices

Yutao Cai^{1,2}, Yang Wang^{1,2}, Ye Liang^{1,2}, Yuanlei Zhang^{1,2}, Wen Liu^{1,2}, Huiqing Wen^{1,2}, Ivona Z. Mitrovic², and Cezhou Zhao^{1,2}

¹Department of Electrical and Electronic Engineering, Xi'an Jiaotong-Liverpool University, Suzhou, 215123, China

²Department of Electrical Engineering and Electronics, University of Liverpool, Liverpool, L69 7ZX, UK

Corresponding author: Cezhou Zhao (e-mail: cezhou.zhao@xjtlu.edu.cn).

ABSTRACT In this paper, the GaN-based MIS-HEMTs with Si₃N₄ single-layer passivation, Al₂O₃/SiN_x bilayer passivation, and ZrO₂/SiN_x bilayer passivation are demonstrated. High-k dielectrics are adopted as the passivation layer on MIS-HEMTs to suppress the shallow traps on the GaN surface. Besides, high permittivity dielectrics passivated MIS-HEMTs also show an improved breakdown voltage characteristic, and that is explained by a 2-D simulation analysis. The fabricated devices with high-k dielectrics/SiN_x bilayer passivation exhibit higher power properties than the devices with plasma enhanced chemical vapor deposition-SiN_x single layer passivation, including smaller current collapse and higher breakdown voltage. The Al₂O₃/SiN_x passivated MIS-HEMTs exhibit a breakdown voltage of 979 V, and the dynamic R_{on} is only 1.14 times the static R_{on} after off-state V_{DS} stress of 150 V. On the other hand, the ZrO₂/SiN_x passivated MIS-HEMTs exhibit a higher breakdown voltage of 1170 V, and the dynamic R_{on} is 1.25 times the static R_{on} after off-state V_{DS} stress of 150 V.

INDEX TERMS Keywords — AlGaIn/GaN, MIS-HEMTs, Si₃N₄, high-k, Al₂O₃, ZrO₂, current collapse, dynamic on-resistance, breakdown voltage.

I. INTRODUCTION

GaN-based metal-insulator-semiconductor high electron mobility transistors (MIS-HEMTs) are expected to be applied in high voltage switching systems, due to their superior characteristics of high critical breakdown field (~3.5 MV/cm), large saturation velocity (~2.5x10⁷ cm²/s), and high electron mobility (~1500 cm²/V/s) [1]. However, despite promising high power properties of GaN-based devices, the reliability issues induced by passivation layer under high electric field and dynamic switching are still a major concern. Most of the conventional passivation materials on MIS-HEMTs are SiO₂ or SiN_x with relatively low relative permittivity ($\epsilon_r < 7$), wide band gap ($E_G > 5$ eV) and high critical breakdown field ($E_f \sim 20$ MV/cm) [2, 3]. The low-pressure chemical vapor deposition (LPCVD) of SiN_x has been investigated as the passivation of GaN-based MIS-HEMTs to exhibit decent properties (especially in dielectric breakdown and SiN_x/GaN interface) [3]. However, the degradation of ohmic contact electrodes may be occurred during the high temperature (> 650 °C) deposition process. The plasma enhanced chemical vapor deposition (PECVD) of SiN_x grown with a faster deposition rate at a

lower temperature of ~350 °C has also long been a common passivation layer for GaN-based MIS-HEMTs [4]. However, the exposure of GaN surface to the plasma in the PECVD process may cause the degradation of SiN_x/GaN interface, resulting in increased density interface states and leakage currents [5]. The high-k materials deposited by thermal atomic layer deposition (ALD) have been commonly researched as the gate dielectric on GaN-based MIS-HEMTs, for example, Al₂O₃ (the relative permittivity $\epsilon_r = \sim 9$) [6], HfO₂ ($\epsilon_r = \sim 20$) [7], ZrO₂ ($\epsilon_r = \sim 30$) [8], and TiO₂ ($\epsilon_r = \sim 55$) [9]. Those dielectrics possessed excellent characteristics, such as free of plasma-induced damage, high film qualities, and low deposition temperature. The research of applying high-k dielectrics as the passivation layer on the GaN-based devices has recently begun. As one of the premier investigations on the high-k passivation, the reference [10] conducted a 2-D simulation analysis of breakdown characteristics in HEMTs as a function of ϵ_r of the passivation layer. This study found that the off-state breakdown voltage is enhanced when ϵ_r is high. After that, a similar numerical analysis has been performed in the reference [11], which also indicated the breakdown voltage

increased as ϵ_r increased. This points out that high-k dielectrics show great potential and advantages as a choice for the passivation layer on GaN-based MIS-HEMTs. Meanwhile, there have been few experimental researches reported the high-k passivation layers' effect on the high voltage properties of GaN-based MIS-HEMTs. In this study, the electrical properties of AlGaIn/GaN MIS-HEMTs with different passivation layers will be investigated on the base of a preliminary study [12]. The high-k dielectrics, Al_2O_3 and ZrO_2 as the interlayer between GaN cap and PECVD- SiN_x passivation are considered. The devices with or without high-k dielectrics interlayer will be compared. Reduced dynamic on-resistance and improved breakdown voltage are simultaneously exhibited on the MIS-HEMTs with high-k dielectrics interlayer, indicating a potential of the proposed high voltage devices structure. Furthermore, a TCAD simulation of the electric field in MIS-HEMTs as functions of the relative permittivity of the passivation layer will be performed.

II. DEVICE FABRICATION

The investigated AlGaIn/GaN heterostructure epitaxial structure included from top to bottom a 2 nm thick GaN cap layer, a 22 nm undoped $\text{Al}_{0.25}\text{Ga}_{0.75}\text{N}$ barrier, a 330 nm GaN channel layer and a 5.1 μm GaN buffer on a Si substrate. The fabrication processes were started from the mesa isolation. Specifically, the mesa isolated region was formed by BCl_3/Cl_2 inductive coupled plasma etching. Then, the Au-free ohmic contacts were formed with electron beam evaporation of Ti/Al/Ni/TiN (30/120/55/50 nm) metal stack and followed by rapid thermal annealing at 870 $^\circ\text{C}$ in N_2 ambient for 40 s. After organic cleaning processes and a 5 mins HCl surface treatment on the wafer, a 120 nm SiN_x was deposited as the passivation for sample A. An $\text{Al}_2\text{O}_3/\text{SiN}_x$ bilayer passivation with thicknesses of 22/120 nm was deposited for sample B. A $\text{ZrO}_2/\text{SiN}_x$ bilayer passivation with thicknesses of 22/120 nm was deposited for sample C.




Fig. 1. Cross-sectional schematic view of the fabricated AlGaIn/GaN MIS-HEMTs with a 120 nm SiN_x single-layer passivation (Sample A), a 22/120 nm $\text{Al}_2\text{O}_3/\text{SiN}_x$ bilayer passivation (Sample B) and a 22/120 nm $\text{ZrO}_2/\text{SiN}_x$ bilayer passivation (Sample C).

The thickness of dielectrics were measured by using spectroscopic ellipsometry. All the SiN_x was deposited by PECVD at 350 $^\circ\text{C}$ with a NH_3 flow of 10 sccm, a SiH_4 flow of 13.5 sccm and a N_2 flow of 1000 sccm. The ALD- Al_2O_3 layer was grown at 230 $^\circ\text{C}$ with a growth rate of 0.11 nm/cycle. H_2O and Trimethylaluminum (TMA) were used as

precursors of oxygen and Al, respectively. The ALD- ZrO_2 layer was grown at 200 $^\circ\text{C}$ with a growth rate of 0.12 nm/cycle. H_2O and Tetrakis (ethylmethylamino) zirconium were used as precursors of oxygen and Zr, respectively. After the dielectrics deposition, the SiN_x layer in gate regions was removed by reactive ion etching, and the Al_2O_3 and ZrO_2 layers in gate regions were etched away by 2% HF solution. A 22 nm ALD- Al_2O_3 was then deposited as the gate dielectric for three samples. Lastly, Ni/TiN (50/100 nm) metal stack was evaporated as gate electrodes. A schematic cross-sectional view of the three groups of MIS-HEMTs is demonstrated in Fig.1. The fabricated MIS-HEMTs feature a fixed gate-source separation L_{SG} of 3 μm , gate length L_{G} of 3 μm , and gate-drain separation L_{GD} of 15 μm . The Keysight B1505A power device analyzer was used to measure the electrical properties.

III. RESULTS AND DISCUSSION

Transmission electron microscope (TEM) measurement has been carried out to investigate the cross-section images of the fabricated devices and the cross section TEM micrographs at the passivation region of each sample are shown in Fig. 2. It can be observed that the samples with the ALD dielectric interfacial layer exhibited a sharper passivation/barrier interface morphology.




Fig. 2. Cross-sectional TEM micrographs at the passivation region of each sample (a) without and (b) with ALD- Al_2O_3 and (c) with ALD- ZrO_2 interfacial layer

The DC $I_{\text{D}}-V_{\text{GS}}$ and $I_{\text{G}}-V_{\text{GS}}$ curves of the three samples are plotted in Fig. 3. The transfer characteristics were measured by the gate voltage double-direction sweeping between -12 V and 6 V with a step of 100 mV, and the drain bias was set as 10 V. The threshold voltage are extracted to be -9.6 V, -9.5 V and -9.5 V for the samples A, B and C, respectively, at a drain current criterion of 1 $\mu\text{A}/\text{mm}$. The samples A, B and C exhibit a low threshold hysteresis (ΔV_{th}) of ~109 mV, ~106 mV and ~99 mV, respectively, and the subthreshold slope (SS) of ~110 mV/dec, ~101 mV/dec and ~102 mV/dec, respectively. The electrostatics characteristics (e.g., ΔV_{th} and SS) are very similar for the three samples because the gate structures are identical for the three devices. Moreover, the $I_{\text{ON}}/I_{\text{OFF}}$ ratios of the three samples are calculated to be larger than 1×10^{10} . The devices B and C with a bilayer passivation are well pinched off at $V_{\text{GS}} = -12$ V with an off-state drain leakage current of ~100 pA/mm, indicating the interlayer would not induce the off-state leakage currents in associated with the leakage component through mesa isolation surface [13]. Note that the variation of the $I_{\text{D}}-V_{\text{DS}}$ curves for the three samples has not been found obvious, hence the DC

output characteristics for the samples have been excluded from this paper.




Fig. 3. I_D - V_{GS} and I_G - V_{GS} characteristics of the AlGaIn/GaN MIS-HEMTs with PECVD- SiN_x passivation (in black lines), $\text{Al}_2\text{O}_3/\text{SiN}_x$ passivation (in red lines) or $\text{ZrO}_2/\text{SiN}_x$ passivation (in blue lines).

The dynamic on-state performance of the three samples was evaluated by using a pulsed I_D - V_{DS} measurement under fast switching with different quiescent bias points. The schematic timings of voltage signals in current collapse measurements are demonstrated in Fig. 4(a) [14]. At the off-state, quiescent gate bias ($V_{GS,Q}$) was fixed at -15 V and quiescent drain biases ($V_{DS,Q}$) were set as 50 V, 75 V, 100 V, 125 V and 150 V. The off-state stress time was 2 s. The pulsed output curves were measured at 500 μs after off-state voltage stresses. The ON-state was chosen to feature $V_{GS} = 6$ V. Fig. 4(b) shows the DC and pulsed I_D - V_{DS} curves of the three MIS-HEMTs. The DC I_D - V_{DS} curves before the stresses are used as references (solid lines in black). Effective suppression of the current collapse effect by the $\text{Al}_2\text{O}_3/\text{SiN}_x$ passivation is demonstrated with a small difference between the DC and pulsed output curves. Compared with the PECVD- SiN_x passivation, the ALD-dielectrics/ SiN_x shows an enhanced dynamic performance with $V_{DS,Q}$ higher than 50 V.





Fig. 4. (a) Parameters and timings setting in current collapse measurements. Pulsed I_D - V_{DS} curves were measured at 500 μs after removing the 2 s stress bias. (b) Behavior of pulsed I_D - V_{DS} curves of the AlGaIn/GaN MIS-HEMTs with different passivation layers measured at different quiescent bias points.

The ratios of dynamic on-resistance ($R_{ON,D}/R_{ON,S}$) of three samples are extracted and plotted in Fig. 5. On-state resistance was extracted from the linear region of the output curve, and it was chosen to feature $V_{GS} = 6$ V and $V_{DS} = 0.5$ V. A sharp increase of the dynamic R_{on} is observed for the PECVD- SiN_x passivated MIS-HEMTs. Specifically, shown as the black line in Fig. 5, the dynamic R_{on} of the SiN_x is 1.36 times the static R_{on} when the off-state stress $V_{DS,Q}$ is higher than 150 V. By comparison, the dynamic R_{on} of the $\text{Al}_2\text{O}_3/\text{SiN}_x$ and $\text{ZrO}_2/\text{SiN}_x$ passivated devices are only 1.14 and 1.25 times the static R_{on} after off-state $V_{DS,Q}$ stress of 150 V, respectively. The results point out that the passivation layer with high quality ALD high-k layers could suppress the current collapse effectively. The more significant current collapse effect exhibited in the PECVD- SiN_x passivated sample is possibly caused by the plasma damage or failure to eliminate interface states between GaIn and passivation [15, 16].




Fig. 5. Ratio of the dynamic on-resistance over the static one ($R_{ON,D}/R_{ON,S}$) of the fabricated AlGaIn/GaN MIS-HEMTs at different quiescent drain bias points. (Inset figure: The means value and the standard deviation of $R_{ON,D}/R_{ON,S}$ at different quiescent drain bias points)

The MIS-capacitors with PECVD-SiN_x, ALD-Al₂O₃ or ALD-ZrO₂ as the dielectric have been fabricated to extract the shallow interface state density between the PECVD-SiN_x/GaN or between the ALD-oxides/GaN. The thickness of dielectrics is 22 nm for all samples. Multi-frequency C-V characteristic curves of MIS-capacitors are shown in Fig. 6. The measurement gate bias was swept from -10 V to 5 V with a step of 50 mV, and the frequency was varied from 2 MHz down to 1 kHz. A large bias voltage could act as an electric stress on the gate that would generate more defects at the dielectric/GaN interface and the dielectrics bulk [17]. Therefore, the maximum gate bias was set as 5 V for the CV measurement to estimate the as-grown interface defects. The C-V curves feature two rising edges. The first rising edge at negative V_G corresponds to the formation of the two dimensional electron gas (2DEG) channel, and the second rising edge at positive V_G refers to the spill-over of the 2DEG at the dielectric/GaN interface. The frequency dispersion at the second rising edge has been observed in all samples and a larger frequency dispersion indicates a higher dielectric/GaN interface traps density. Furthermore, when applying a higher gate voltage, electrons start to be accumulated in the AlGaIn barrier, leading to an increase of capacitance to the insulators capacitance. Note that the capacitance of the ZrO₂/GaN sample is higher than that of the other two samples, which is due to a higher relative permittivity of the ZrO₂ film. The obvious horizontal frequency dispersion is detected in the second rising edge for the SiN_x/GaN and ZrO₂/GaN samples. In the case of SiN_x/GaN device, the interface includes very high interface trap density (D_{it}), thus the second step at low frequency cannot be observed even at high forward gate bias [18]. The maximum capacitance of SiN_x sample was extracted as 221 nF/cm². If using the maximum capacitance value to estimate the dielectric constant of the SiN_x film, the result

would be 5.4 that is significantly lower than its theoretical value (~7.5). Moreover, the down-sweep C-V curve at 1 kHz exhibited a much steeper slope at the forward biases (Not shown here). It is speculated that the accumulation capacitance or the second C-V step was not reached in the SiN_x sample, due to a high density of traps at the PECVD-SiN_x/GaN interface. By contrast, a rising edge with a smaller frequency dispersion is observed by using the Al₂O₃ as the dielectric. The dielectrics/GaN D_{it} can be calculated by the second slope onset voltage in the multi-frequency C-V curves.




Fig. 6. Multi-frequency C-V characteristics of insulators/GaN/AlGaIn/GaN MIS-capacitors structures with the SiN_x (sample A), Al₂O₃ (sample B) and ZrO₂ (sample C) as the dielectric. (Inset figure: cross-sectional schematic of MIS-capacitors with a 22 nm dielectric)

Fig. 7 shows the interface trap density distributions at the dielectrics/GaN interface for the MIS-capacitor structures obtained from the interface state density - energy level mapping method [19]. The means value and the standard deviation of interface trap density were plotted in the inserted figure that were extracted from 8 representative devices for each sample. Note that, the sample C with ZrO₂ dielectric exhibited a significant leakage current (> 0.1 μ A/mm) at a forward bias of 5 V, the accumulation C-V plateau at forward biases were not shown up. The capacitance of the ZrO₂ film was extracted from the ZrO₂/Si MOS capacitor structure. For the SiN_x/GaN sample, the D_{it} is calculated to be over 3×10^{13} cm⁻²eV⁻¹ in the energy level range of ~0.38 eV to ~0.47 eV from the conduction band, which can be explained by the plasma damage on the exposed GaN surface during the SiN_x deposition. Moreover, the D_{it} at the shallower energy level cannot be calculated by the C-V method, because the second steps at low frequency have not been observed. For the ZrO₂/GaN sample, D_{it} varies from 9.4×10^{12} cm⁻²eV⁻¹ to 4.7×10^{13} cm⁻²eV⁻¹, when the energy level depth changes from ~0.28 eV to ~0.47 eV. In comparison, the Al₂O₃/GaN sample shows the lowest D_{it} distribution among the three samples from 1.3×10^{13} cm⁻²eV⁻¹ down to 8.6×10^{12} cm⁻²eV⁻¹.

It demonstrates that the shallow traps on the GaN surface has been effectively suppressed by the ALD- Al_2O_3 . Lower D_{it} at the dielectrics/GaN interface would have a weak electron trapping effect under a quiescent stress. This also supports the suppression of the current collapse effect in the $\text{Al}_2\text{O}_3/\text{SiN}_x$ passivated devices, as illustrated in Fig. 5.




Fig. 7. Distribution of D_{it} vs. $(E_C - E_T)$ at the dielectrics/GaN interface extracted from C-V characteristics. (Inset figure: The means value and the standard deviation of D_{it} at $(E_C - E_T)$ from ~ 0.28 eV to ~ 0.47 eV)

Fig. 8 demonstrates the off-state breakdown characteristics of MIS-HEMTs at $V_{GS} = -15$ V with the floating substrate. The inserted figure shows the off-state I_D and I_G curves of 11 representative devices for each sample. The sample A passivated by PECVD- SiN_x presents a breakdown voltage of 885 V, the sample B with $\text{Al}_2\text{O}_3/\text{SiN}_x$ passivation exhibits a breakdown voltage of 1092 V, which were extracted at drain leakage current criterion of $10 \mu\text{A}/\text{mm}$. By contrast, for the samples C with $\text{ZrO}_2/\text{SiN}_x$ passivation, a higher hard breakdown voltage of 1207 V is observed, giving a power figure of merit ($\text{BV}^2/\text{R}_{on,sp}$) of $447 \text{ MW}/\text{cm}^2$. Note that, the gate leakage current is equal to the drain leakage current for all measured devices, thus I_D and I_G curves are overlapped, as shown in Fig. 8. It indicates that MIS-HEMTs with and without high-k dielectrics exhibited similar off-state drain and gate leakage performance, and the drain to gate leakage current dominated the off-state breakdown of devices.




Fig. 8. Off-state breakdown characteristics of the fabricated AlGaN/GaN MIS-HEMTs with PECVD- SiN_x passivation (in black lines), $\text{Al}_2\text{O}_3/\text{SiN}_x$ passivation (in red lines) or $\text{ZrO}_2/\text{SiN}_x$ passivation (in blue lines). (Inset figure: the off-state breakdown characteristics of 11 representative MIS-HEMTs for each sample).

The 2-D electric field analysis was implemented by using Sentaurus TCAD simulation tools to further explain why the high-k dielectrics passivated devices exhibit a higher breakdown voltage. The gate dielectric is a 20 nm Al_2O_3 . The passivation layer is 100 nm thick and its relative permittivity (ϵ_r) is set as 4.2, 10, 20 and 30 in the simulation evaluation. The donor concentration in the AlGaN barrier and GaN channel layer is set at a low value of $1 \times 10^{15} \text{ cm}^{-3}$. The devices are in an off-state, and their dimension is fixed as a $3 \mu\text{m}$ L_{SG} , a $3 \mu\text{m}$ L_G , and a $15 \mu\text{m}$ L_{GD} . Here, we consider a high acceptor density in the GaN buffer layer of $1 \times 10^{17} \text{ cm}^{-3}$, because a recent research [20] reported that a high acceptor density is required to mitigate the short-channel effects. Fig. 9 plots the electric field (E) profiles along the AlGaN/GaN heterojunction interface at drain biases of 200 V, 400 V and 600 V. When $\epsilon_r = 4.2$ (in Fig. 9(a)), the increase in V_D is entirely applied along the drain edge of the gate. By contrast, when $\epsilon_r = 30$ (in Fig. 9(d)), the electric field peak is reduced. The difference in electric fields can be explained by the following: According to Gauss's law, the electric field across a dielectric is inversely proportional to its relative permittivity with a constant voltage applied on. For the devices when the high-k dielectrics passivated on the GaN, the electric field drop becomes weaker from the drain to the gate. Note that, impact ionization effect caused by a high electric field would lead to the generation of electrons and holes. The generated carriers flow to the electrodes would cause a sudden increase in gate leakage current or drain leakage current [10]. Therefore, the passivation layer with a higher ϵ_r can more reduce electric field peak at the drain edge of the gate, then the improvement of gate hard breakdown voltage becomes more significant. A similar phenomenon has also been reported in Ref. [11].




Fig. 9. Electric field profiles along AlGaIn/GaN interface. (a) $\epsilon_r = 4.2$, (b) $\epsilon_r = 10$, (c) $\epsilon_r = 20$ and (d) $\epsilon_r = 30$.




Fig. 10. Electric field profiles along AlGaIn/GaN interface for a field plate length of 1 μm.

In the actual case, there was a 1 μm field plate-like hang at the drain side of the gate on the fabricated devices, which was used to avoid the alignment mistake during the photolithography process. Fig. 10 shows a comparison of electric field profiles at the AlGaIn/GaN heterojunction interface for a 1 μm field plate at four cases with $\epsilon_r = 4.2$, 10, 20 and 30. It can be observed that the field plate reduces the electric field peak at the drain edge of gate significantly and causes a new electric field peak at the terminal of the field plate. In the case of $\epsilon_r = 4.2$ (dashed line in black), the electric fields at the drain-electrode edge as well as at the field-plate edge become very high. By contrast, in the case of $\epsilon_r = 30$ (dashed line in blue), the electric field profiles in these two regions are weaker. It is also indicated that the high-k passivation would not affect the field plates'

function in modulating the electric field. In addition, a more uniform and weaker electric field distribution can be achieved from the drain to the gate for the case with the high-k passivation layer plus the field plate structure.

In Fig. 11, benchmarks of the breakdown voltage versus the specific on-resistance of the three samples were presented and compared with other reported gate recess free GaN based MIS-HEMTs [3-5, 21-26]. The sample C exhibited a specific on-resistance ($R_{ON,SP}$) of $3.26 \text{ m}\Omega\cdot\text{cm}^2$, taking a 3 μm transfer length for source and drain ohmic contacts into account. The fabricated AlGaIn/GaN MIS-HEMTs with the $\text{ZrO}_2/\text{SiN}_x$ passivation in this paper exhibited a satisfactory breakdown characteristic compared with other mainstream reports of GaN-based MIS-HEMTs. Note that, although insertion of the high-k interlayers is capable of improving the high power performances of GaN-based devices, the additional step of ALD is required to be added into the fabrication process, which would increase the costs of devices fabrication. Further works will be focused on growing the high quality high-k dielectrics with a large thickness by using rapid deposition techniques.




Fig. 11. Benchmark of breakdown voltage (BV) versus specific on-resistance ($R_{ON,SP}$) for devices in this work and state-of-the-art gate recess free GaN based MIS-HEMTs.

IV. CONCLUSION

In summary, the AlGaIn/GaN MIS-HEMTs with SiN_x single-layer passivation or with high-k dielectrics/ SiN_x bilayer passivation are demonstrated and compared. The $\text{Al}_2\text{O}_3/\text{SiN}_x$ passivated MIS-HEMTs present a breakdown voltage of 939 V, and the $\text{ZrO}_2/\text{SiN}_x$ passivated MIS-HEMTs present a further high breakdown voltage of 1170 V. Moreover, switching after an off-state $V_{DS,Q}$ stress of 150 V, the current collapse effect of the high-k dielectrics/ SiN_x passivated devices are significantly suppressed. This points out that the surface traps on GaN can be passivated by the robust ALD dielectrics effectively. The results show a remarkable improvement in the

breakdown and dynamic characteristics compared with the PECVD-SiN_x passivated MIS-HEMTs. In addition, we have made a 2-D TCAD simulation of electric field profiles in the off-state MIS-HEMTs, where the devices with various relative permittivity of the passivation layer are analyzed. The simulation analysis points out that the high-k passivation is capable of reducing the electric field intensity at the drain edge of the gate in MIS-HEMTs, thus improve the breakdown characteristic. The measured breakdown performance is in accordance with the simulated result, indicating that the breakdown characteristics of MIS-HEMTs can be improved by increasing the relative permittivity of the passivation layer. This shows a significant potential of employing ALD high-k dielectrics as the passivation layer on the GaN-based devices for high voltage switch applications.

ACKNOWLEDGMENT

This work was supported by the Natural Science Foundation of the Jiangsu Higher Education Institutions of China (18KJB470023), Suzhou Industrial Park Initiative Platform Development for Suzhou Municipal Key Lab for New Energy Technology (RR0140), the Key Program Special Fund in XJTLU (KSF-A-05) (KSF-A-12), and the XJTLU Research Development Fund (PGRS-13-03-01 and RDF-14-02-02).

REFERENCES

- [1] W. Yun-Hsiang, "Design, simulation and fabrication of AlGaIn/GaN normally-off high electron mobility transistors with investigation on temperature stability," National University of Singapore (Singapore), 2016.
- [2] C.-H. Wang, S.-Y. Ho, and J. J. Huang, "Suppression of current collapse in enhancement-mode AlGaIn/GaN high electron mobility transistors," *IEEE Electron Device Letters*, vol. 37, no. 1, pp. 74-76, 2015, doi: 10.1109/LED.2015.2498623.
- [3] Z. Zhang, G. Yu, X. Zhang, X. Deng, S. Li, Y. Fan, S. Sun, L. Song, S. Tan, and D. Wu, "Studies on high-voltage GaN-on-Si MIS-HEMTs using LPCVD Si₃N₄ as gate dielectric and passivation layer," *IEEE Transactions on Electron Devices*, vol. 63, no. 2, pp. 731-738, 2016, doi: 10.1109/TED.2015.2510445.
- [4] S.-C. Liu, B.-Y. Chen, Y.-C. Lin, T.-E. Hsieh, H.-C. Wang, and E. Y. Chang, "GaN MIS-HEMTs with nitrogen passivation for power device applications," *IEEE Electron Device Letters*, vol. 35, no. 10, pp. 1001-1003, 2014, doi: 10.1109/LED.2014.2345130.
- [5] M. Hua, C. Liu, S. Yang, S. Liu, K. Fu, Z. Dong, Y. Cai, B. Zhang, and K. J. Chen, "GaN-based metal-insulator-semiconductor high-electron-mobility transistors using low-pressure chemical vapor deposition SiN_x as gate dielectric," *IEEE Electron Device Letters*, vol. 36, no. 5, pp. 448-450, 2015, doi: 10.1109/LED.2015.2409878.
- [6] R. Sun, Y. C. Liang, Y.-C. Yeo, and C. Zhao, "Au-Free AlGaIn/GaN MIS-HEMTs With Embedded Current Sensing Structure for Power Switching Applications," *IEEE Transactions on Electron Devices*, vol. 64, no. 8, pp. 3515-3518, 2017, doi: 10.1109/TED.2017.2717934.
- [7] R. Stoklas, D. Gregušová, M. Blaho, K. Fröhlich, J. Novák, M. Matys, Z. Yatabe, P. Kordoš, and T. Hashizume, "Influence of oxygen-plasma treatment on AlGaIn/GaN metal-oxide-semiconductor heterostructure field-effect transistors with HfO₂ by atomic layer deposition: leakage current and density of states reduction," *Semiconductor Science and Technology*, vol. 32, no. 4, pp. 045018, 2017, doi: 10.1088/1361-6641/aa5fcb.
- [8] H. Jiang, C. Liu, K. W. Ng, C. W. Tang, and K. M. Lau, "High-Performance AlGaIn/GaN/Si Power MOSHEMTs With ZrO₂ Gate Dielectric," *IEEE Transactions on Electron Devices*, vol. 65, no. 12, pp. 5337-5342, 2018, doi: 10.1109/TED.2018.2874075.
- [9] A. Colon, L. Stan, R. Divan, and J. Shi, "Incorporation of Al or Hf in atomic layer deposition TiO₂ for ternary dielectric gate insulation of InAlN/GaN and AlGaIn/GaN metal-insulator-semiconductor-heterojunction structure," *Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films*, vol. 35, no. 1, pp. 01B132, 2017, doi: 10.1116/1.4972252.
- [10] H. Hanawa, H. Onodera, A. Nakajima, and K. Horio, "Numerical Analysis of Breakdown Voltage Enhancement in AlGaIn/GaN HEMTs With a High-k Passivation Layer," *IEEE Transactions on Electron Devices*, vol. 61, no. 3, pp. 769-775, 2014, doi: 10.1109/TED.2014.2298194.
- [11] T. Kabemura, S. Ueda, Y. Kawada, and K. Horio, "Enhancement of Breakdown Voltage in AlGaIn/GaN HEMTs: Field Plate Plus High-k Passivation Layer and High Acceptor Density in Buffer Layer," *IEEE Transactions on Electron Devices*, vol. 65, no. 9, pp. 3848-3854, 2018, doi: 10.1109/TED.2018.2857774.
- [12] Y. Cai, Y. Wang, M. Cui, W. Liu, H. Wen, C. Zhao, I. Z. Mitrovic, S. Taylor, and P. R. Chalker, "Effect of High-k Passivation Layer on Electrical Properties of GaN Metal-Insulator-Semiconductor Devices," in 2019 International Conference on IC Design and Technology (ICICDT), 2019, pp. 1-5.
- [13] H.-S. Kim, S.-W. Han, W.-H. Jang, C.-H. Cho, K.-S. Seo, J. Oh, and H.-Y. Cha, "Normally-off GaN-on-Si MISFET using PECVD SiON gate dielectric," *IEEE Electron Device Letters*, vol. 38, no. 8, pp. 1090-1093, 2017, doi: 10.1109/LED.2017.2720719.
- [14] H. Huang, Y. C. Liang, G. S. Samudra, T.-F. Chang, and C.-F. Huang, "Effects of gate field plates on the surface state related current collapse in AlGaIn/GaN HEMTs," *IEEE Transactions on Power Electronics*, vol. 29, no. 5, pp. 2164-2173, 2013, doi: 10.1109/TPEL.2013.2288644.
- [15] H. Kim, J. Lee, D. Liu, and W. Lu, "Gate current leakage and breakdown mechanism in unpassivated AlGaIn / GaN high electron mobility transistors by post-gate annealing," *Applied Physics Letters*, vol. 86, no. 14, pp. 143505, 2005, doi: 10.1063/1.1899255.
- [16] R. Sun, Y. C. Liang, Y.-C. Yeo, Y.-H. Wang, and C. Zhao, "Realistic trap configuration scheme with fabrication processes in consideration for the simulations of AlGaIn/GaN MIS-HEMT devices," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 4, no. 3, pp. 720-729, 2016, doi: 10.1109/JESTPE.2016.2549959.
- [17] C. Z. Zhao, J. F. Zhang, M. H. Chang, A. Peaker, S. Hall, G. Groeseneken, L. Pantisano, S. De Gendt, and M. Heyns, "Stress-induced positive charge in Hf-based gate dielectrics: Impact on device performance and a framework for the defect," *IEEE Transactions on Electron Devices*, vol. 55, no. 7, pp. 1647-1656, 2008, doi: 10.1109/TED.2008.925151.
- [18] S. Yang, Z. Tang, K.-Y. Wong, Y.-S. Lin, C. Liu, Y. Lu, S. Huang, and K. J. Chen, "High-Quality Interface in Al₂O₃/GaN/AlGaIn/GaN MIS Structures With *In Situ* Pre-Gate Plasma Nitridation," *IEEE Electron Device Letters*, vol. 34, no. 12, pp. 1497-1499, 2013, doi: 10.1109/LED.2013.2286090.
- [19] S. Yang, S. Liu, Y. Lu, C. Liu, and K. J. Chen, "AC-capacitance techniques for interface trap analysis in GaN-based buried-channel MIS-HEMTs," *IEEE Transactions on Electron Devices*, vol. 62, no. 6, pp. 1870-1878, 2015, doi: 10.1109/TED.2015.2420690.
- [20] M. Uren, K. Nash, R. Balmer, T. Martin, E. Morvan, N. Caillas, S. Delage, D. Ducatteau, B. Grimbert, and J. De Jaeger, "Punch-through in short-channel AlGaIn/GaN HFETs," *IEEE Transactions on Electron Devices*, vol. 53, no. 2, pp. 395-398, 2006, doi: 10.1109/TED.2005.862702.
- [21] F. Medjdoub, J. Derluyn, K. Cheng, M. Leys, S. Degroote, D. Marcon, D. Visalli, M. Van Hove, M. Germain, and G. Borghs, "Low on-resistance high-breakdown normally off AlN/GaN/AlGaIn DHFET on Si substrate," *IEEE Electron Device Letters*, vol. 31, no. 2, pp. 111-113, 2010, doi: 10.1109/LED.2009.2037719.
- [22] H.-C. Wang, F. J. Lumbantoruan, T.-E. Hsieh, C.-H. Wu, Y.-C. Lin, and E. Y. Chang, "High-Performance LPCVD-SiN_x/InAlGaIn/GaN MIS-HEMTs With 850V 0.98 cm² for Power Device Applications," *IEEE Journal of the Electron Devices Society*, vol. 6, pp. 1136-1141, 2018, doi: 10.1109/JEDS.2018.2869776.
- [23] M. Van Hove, X. Kang, S. Stoffels, D. Wellekens, N. Ronchi, R. Venegas, K. Geens, and S. Decoutere, "Fabrication and Performance of Au-Free AlGaIn/GaN-on-Silicon Power Devices With Al₂O₃ and

- Si₃N₄/Al₂O₃ Gate Dielectrics,” *IEEE Transactions on Electron Devices*, vol. 60, no. 10, pp. 3071-3078, 2013, doi: 10.1109/TED.2013.2274730.
- [24] R. Hao, W. Li, K. Fu, G. Yu, L. Song, J. Yuan, J. Li, X. Deng, X. Zhang, and Q. Zhou, “Breakdown enhancement and current collapse suppression by high-resistivity GaN cap layer in normally-off AlGaIn/GaN HEMTs,” *IEEE Electron Device Letters*, vol. 38, no. 11, pp. 1567-1570, 2017, doi: 10.1109/LED.2017.2749678.
- [25] H. Sun, M. Wang, J. Chen, P. Liu, W. Kuang, M. Liu, Y. Hao, and D. Chen, “Fabrication of High-Uniformity and High-Reliability Si₃N₄/AlGaIn/GaN MIS-HEMTs With Self-Terminating Dielectric Etching Process in a 150-mm Si Foundry,” *IEEE Transactions on Electron Devices*, vol. 65, no. 11, pp. 4814-4819, 2018, doi: 10.1109/TED.2018.2869703.
- [26] I. Hwang, H. Choi, J. Lee, H. S. Choi, J. Kim, J. Ha, C.-Y. Um, S.-K. Hwang, J. Oh, and J.-Y. Kim, “1.6 kV, 2.9 mΩcm² normally-off p-GaN HEMT device.” pp. 41-44, doi: 10.1109/ISPSD.2012.6229018.



YUTAO CAI received B.S. degrees from Xi'an Jiaotong-Liverpool University (XJTLU), Suzhou, China, in 2015. He is currently pursuing the Ph.D degree in the University of Liverpool. His current research interests include GaN power electronics and novel normally-off GaN HEMTs technologies.



YANG WANG received B.S. and M.S. degrees in Electrical Eng & Electronics from the University of Liverpool in 2015 and 2017, respectively. She is currently pursuing the Ph.D. degree in Electrical Eng & Electronics with the University of Liverpool. Her current research interests include GaN device for high power application.



YE LIANG received the B.S degree in Electrical Engineering and Automation from Inner Mongolia University of Technology, Inner Mongolia, China, in 2018. She is currently pursuing the M.Res degree with the Department of Electrical and Electronic Engineering, University of Liverpool, UK. Her current research interests include GaN electronics and integration technology.



YUANLEI ZHANG received the B.Eng. degree from University of Liverpool, Liverpool, UK, in 2018. He is currently pursuing the M.Reg. degree with the Department of Electrical and Electronic Engineering, University of Liverpool, UK. His current research interests include GaN monolithic integrated technologies and power circuit design.



WEN LIU received the B.S. degree in electrical engineering from Peking University, Beijing, China, in 2004 and the Ph.D. degree from the School of Electrical and Electronic Engineering of the Nanyang Technological University, Singapore, in 2008. Since 2014, she has been a lecturer in Xi'an Jiaotong-Liverpool University, Suzhou, China. Her current research interests include GaN devices and their application in power electronics, wireless power transfer techniques for electric vehicles, and combinatorial optimization with neural networks.



HUIQING WEN (M'13-SM'18) received his B.S. and M.S. degrees in Electrical Engineering from Zhejiang University, Hangzhou, China, in 2002 and 2006, respectively. In 2009, he received his Ph.D. in Electrical Engineering from the Chinese Academy of Sciences, Beijing, China. From 2009 to 2010, he has been an electrical engineer working with the GE (China) Research and Development Center Company, Ltd., Shanghai, China. From 2010 to 2011, he was an engineer at the China Coal Research Institute, Beijing, China. From 2011 to 2012, he was a postdoctoral fellow at the Masdar Institute of Science and Technology, Abu Dhabi, United Arab Emirates. In 2013, he joined the Electrical and Electronic Engineering Department of Xi'an Jiaotong-Liverpool University (XJTLU), Suzhou, China. Currently, he is a senior associate professor at the XJTLU. He has published more than 100 peer reviewed technical papers in leading journals/conferences and holds over 20 issued/pending patents. His research interests include renewable energy, electric vehicle, power electronics, Microgrid, and power semiconductor devices. He is the associate editor of IEEE ACCESS, International Journal of Photoenergy, and Journal of Power Electronics.



IVONA Z. MITROVIC (M'01-SM'14) received the B.Eng. degree in microelectronics from the University of Niš, Niš, Serbia, in 1997, the M.Sc. degree in materials science from the University of Belgrade, Belgrade, Serbia, in 2002, and the Ph.D. degree in electronic engineering from the University of Liverpool, Liverpool, U.K., in 2007. She is currently a Senior Lecturer (Associate Professor) with the Department of Electrical Engineering and Electronics, University of Liverpool.



CEZHOU ZHAO received the Ph.D. degree in semiconductor physics and devices from Xi'an Jiaotong University, Xi'an, China in 1995. He is currently a Professor with Xi'an Jiaotong-Liverpool University, Suzhou, China and is a PhD supervisor at both University of Liverpool (UK) and Xi'an Jiaotong University (China). He has authored/co-authored over 250 journal and conference papers and holds over 40 China patents.