A Monolithic GaN Driver with A Deadtime Generator (DTG) for High-Temperature (HT) GaN DC-DC Buck Converters

Miao Cui^{1,2*}, Yuhao Zhu^{1,2}, Pingyu Cao^{1,2}, Ang Li^{1,2}, Qinglei Bu^{1,2}, Ivona Z. Mitrovic¹, Xujun Su^{3*}, Yinchao Zhao^{1,4}, Huiqing Wen², Wen Liu², Cezhou Zhao²

¹Department of Electrical Engineering and Electronics, University of Liverpool, Liverpool, L69 3GJ, UK

² Department of Electrical and Electronic Engineering, Xi'an Jiaotong-Liverpool University, Suzhou, 215123, China

³ Platform for Characterization and Test, Suzhou Institute of Nano-tech and Nano-Bionics (SINANO), CAS, Suzhou, 215123, China

⁴ School of Intelligent Manufacturing Ecosystem, Xi'an Jiaotong-Liverpool University, Suzhou, 215123, China ^{*}miao.cui02@xjtlu.edu.cn, xjsu2009@sinano.ac.cn

Abstract: This paper presents a monolithic GaN driver with a deadtime generator (DTG) for half-bridge DC-DC buck converters. The proposed GaN integrated circuits (ICs) were fabricated in a 3 μ m enhancement-mode GaN MIS-HEMTs process. The integrated DTG converter can operate at 250 °C with a large gate swing of 10 V, and it exhibits a maximum efficiency of 80 % at high temperatures, with V_{IN}=30 V at 100 kHz. The monolithic GaN DTG driver requires one control signal and generates a deadtime of fewer than 0.13 μ s at high temperatures up to 250 °C. The proposed DTG converter is compared to an integrated GaN converter without DTG (w/o) under various conditions. At high temperatures, the optimized GaN DTG converter shows better performance than the GaN converter w/o at high load currents, in terms of smaller voltage overshoots and better efficiency as well. This work demonstrates a simple GaN deadtime method for high temperature (HT) GaN power converters.

1. Introduction

High temperature (HT) power converters are increasingly required in harsh-environments applications such as deep earth, automotive, avionics, aerospace, and industrial measurement [1, 2]. In a high-temperature environment, the external cooling system is required to ensure the safe operation of power converters, but it increases the cost, volume, and weight of the converters. Therefore, power electronics with intrinsic high-temperature tolerance would be preferred. Due to the limited temperature operation (<150 °C) of Si-based devices, the wide bandgap (WBG) semiconductors (GaN and SiC) are excellent candidates for HT power converters. Most reported HT converters are based on SiC devices but are limited to power modules with discrete components like gate drivers and controllers [3-12]. By contrast, there are seldom studies about HT GaN converters. However, the monolithic integration of GaN power converters stimulates tremendous industry and research interest in the reduced volume as well as the cost of an additional cooling system. Our previous work [13, 14] demonstrated the monolithic integration of GaN converters with gate drivers at high temperatures up to 250 °C.

In half-bridge power converters, deadtime is essential to avoid simultaneous conduction between the high-side power transistor and the low-side synchronous rectifier. Fixed deadtime control is widely used in many power converters, ascribed to its simplicity of control [15]. Various model-based adaptive deadtime control methods for GaN converters were reported to optimize deadtime and improve the converter efficiency [16-19]. Advanced techniques were developed to optimize deadtime on the gate driver side owing to self-switching techniques. An adaptive deadtime controller in a 0.35 μ m CMOS process was implemented for normally-off GaN power converters [20]. An all-digital deadtime

correction was designed for E-mode GaN HEMT converters [21]. A gate driver with an integrated deadtime controller was reported based on SiC JFETs and GaN HEMTs converters, and the auto-adaptive management detects reverse conduction by gate-drain capacitance [22]. An adaptive deadtime controller with a 5-bit delay cell was proposed in a 0.18 µm BCD process, and the proposed circuit optimized deadtime in a wide loading range [23]. An adaptive deadtime controller with three-level gate drivers was reported to achieve near-optimal zero-voltage switching in a 0.18 µm BCD process [24]. However, most of these techniques are based on external deadtime management or Si-based integrated circuits. One recent GaN-based driver uses a diode-emulated GaN technique to minimize the deadtime loss at room temperature [25]. The reports about GaN-based deadtime management on an integration level are still lacking, especially for high-temperature operations. For extreme environments where temperature tolerance is over 200 °C, an all-GaN method is required to manage deadtime in achieving small chip size and self-contained functionality without external heatsink or cooling systems. This work proposes an integrated GaN-based driver with a deadtime generator (DTG) for HT GaN converters.

In this work, an integrated GaN driver with a deadtime generator is experimentally demonstrated, and the integrated GaN DTG converter shows a maximum efficiency of 80 % at 250 °C at 100 kHz. Unlike Si CMOS technology, the lack of high-performance p-channel GaN devices has been the major obstacle to implementing GaN-based CMOS integrated circuits (ICs). NMOS logic circuits have the advantage of small chip areas. GaN-based logic circuits with integrated enhancement/depletion n-channel devices were reported on the integration platform [26-31]. The GaN deadtime generation circuit consists of inverters, NAND gates, and NOR gates. This circuit is based on a Si-based deadtime generator [21] using two inverter delay chains to generate two complementary signals with a small deadtime. The proposed GaN DTG converter is compared with an integrated GaN converter w/o under various load conditions. The two converters show a comparable maximum efficiency of 80 % at high temperatures, indicating good advantages of GaN MIS-HEMT based power ICs for HT power converters. Especially at large load currents, the proposed GaN DTG converter shows better efficiency compared with the GaN converter without DTG. The results in this work provide a simple deadtime-management method with only one control signal for HT power converters, which benefits applications under extreme environments.

2. Fabrication and device characterization

The lateral AlGaN/GaN heterostructure generates twodimensional electron gas (2DEG) at the interface, featuring a depletion-mode (D-mode) device. Enhancement (E-) mode devices in this work were achieved by etching the barrier to remove the 2DEG channel under the gate electrode, with an MIS (metal-insulator-semiconductor) gate technique to enlarge the gate swing. The GaN integrated circuits were fabricated on a commercial GaN-on-Si substrate. The n-MOS GaN technology was used to monolithically integrate Dmode and E-mode MIS-HEMTs, as shown in Fig. 1. The detailed fabrication process of the GaN ICs was introduced in previous research [14].



Fig. 1. Cross-section of monolithic integration of E-mode and D-mode MIS-HEMTs.



Fig. 2. Output and transfer characteristics of E-mode MIS-HEMTs (a) and (b), D-mode MIS-HEMTs (c) and (d) at 25 °C and 250 °C, respectively. (Device dimension: L_{GS} / W_G / L_G / L_{GD} =5/50/3/10 µm).

Fig. 2 shows the DC characteristic of discrete E-mode and D-mode devices, which were fabricated on the same chip with GaN ICs. All devices have the same gate length $L_{G}=3$ µm, gate-to-source distance $L_{GS}=5$ µm, and gate-to-drain distance $L_{GD}=10$ µm. At 25 °C, the threshold voltage (V_{th}) and the maximum drain current (I_{DS,max}) are +2.0 V and 330 mA/mm for E-mode devices, -6.68 V and 420 mA/mm for Dmode devices, respectively. At 250 °C, the V_{th} and I_{DS,max} are +1.6 V and 140 mA/mm for E-mode devices, and -5.25 V and 133 mA/mm for D-mode devices, respectively. The results in Fig. 2 indicate a large gate swing of 10 V for both D-mode and E-mode devices at high temperatures up to 250 °C, owing to the recessed MIS gate technology.

3. GaN deadtime generation circuit for DC-DC buck converters

Fig. 3 shows the block diagram of the proposed GaN synchronous DC-DC buck converter with DTG. It integrates a deadtime generation circuit, gate driver circuits, and a halfbridge power stage. The bootstrap diode D_{BT} and the bootstrap capacitor C_{BT} provide a floating DC power supply when the switching node V_S varies from 0 to V_{IN} . The deadtime generation circuit consists of a two-stage inverter delay chain (direct-coupled FET logic, DCFL inverter), two-input AND gates, and two-input NOR gates. The small deadtimes between the high-side driver and the low-side driver are generated through the inverter delay chain. In addition, further details of the circuit are exhibited in Fig. 4. It is implied that the GaN deadtime generation circuit, the high-side driver, high-side power switch E_{HS} , and low-side rectifier E_{LS} were integrated on one chip.



Fig. 3. Block diagram of the GaN synchronous DC-DC buck converter with a deadtime generator.



Fig. 4. The circuit diagram of the proposed GaN DC-DC converter with an integrated deadtime generator (w/ DTG). (Detailed circuit diagram of Fig. 3)



Fig. 5. Schematic diagrams of dynamic waveforms. (a) Synchronous converter (w/o). (b) Synchronous converter with a deadtime generator (w/DTG).

The circuit diagram of a traditional converter [14] in Fig. 5 (a) requires two input PWM control signals (VPWM1 and V_{PWM2}) with manually presetting deadtimes (DT₁ and DT₂). Additional deadtimes trev are required to avoid simultaneous conduction, which leads to extra reverse conduction loss from freewheeling diodes (V_s below zero). The proposed converter with a deadtime generation circuit (w/DTG) in Fig. 5 (b) uses one control signal VPWM, and it automatically generates two complementary signals $V_{\rm G0_H}$ and $V_{\rm G0_L}$ for the high-side driver and low-side driver, respectively. The complementary signals with a small deadtime reduce reverse conduction deadtimes and avoid unnecessary shoot-through current by false turn-on events or false triggering problems. The small deadtime or delay time between $V_{G0 H}$ and $V_{G0 L}$ is attributed to the propagation delay of the two-stage inverter chain. The propagation delay time (50 % of output-high to 50 % inputhigh) of two-stage inverters is based on our previous driver circuit [13], and its temperature dependence is shown in Fig. 6. The propagation delay time t_d is less than 0.13 µs at high temperatures approaching 250 °C. Moreover, the monolithic DTG circuit with self-generated deadtimes can operate at various temperatures and provide a simple method of management for deadtime high-temperature power converters.



Fig. 6. Propagation delay time t_d of two-stage inverters $(W_D/W_E=50/2000 \ \mu m)$ at various temperatures.

4. Experimental results and discussions

In this section, the results of GaN-based logic circuits are introduced. Then, a comparison between the proposed GaN DTG converter (w/ DTG) and the GaN converter without

DTG (w/o) is discussed at room temperature and high temperatures.

4.1. GaN logic circuits

Two input GaN NAND and NOR gates are basic logic circuits and are widely used in digital circuit design. In this work, we implement GaN nMOS depletion-load logic circuits in GaN DC-DC converters. Fig. 7 shows experimental results of the GaN two-input NAND gates, where a D-mode active load resistor (50 µm) is connected in series with two E-mode transistors (2000 µm). The static voltage transfer characteristics (VTC) are demonstrated in Fig. 7 (a). When $V_1=V_2=V_{IN}$, the output high voltage (V_{OH}) is 9 V, and the output low voltage (VoL) is 1.12 V. The logic-low noise margin (NM_L) and logic-high noise margin (NM_H) are 1.03 and 3.78 V, respectively. Fig. 7 (b) shows dynamic waveforms of the NAND gates at 100 kHz. As the figure shows, the function of the GaN NAND gates is logically correct, and the output voltage is low only when both E-mode transistors turn on.



Fig. 7. (a) Static voltage transfer characteristics (VTC) of GaN NAND gates when $V_1=V_2=V_{IN}$. (b) Dynamic waveforms at 100 kHz, $V_{DD}=9$ V.



Fig. 8. (a) Static voltage transfer characteristics (VTC) of GaN NOR gates when $V_1=V_2=V_{IN}$. (b) Dynamic waveforms at 100 kHz, $V_{DD}=9$ V.

Fig. 8 (a) shows the VTC curve of the GaN NOR gates $(W_D/W_E=50/2000 \ \mu m)$. When $V_1=V_2=V_{IN}$, the V_{OH} , and V_{OL} are 9 V and 0.47 V, respectively. Compared with the series connection of NAND gates, the lower V_{OL} of NOR gates is caused by the parallel connection of two E-mode transistors. The NM_L and NM_H are 1 V and 6.7 V, respectively. The

dynamic waveforms of the GaN NOR gates are shown in Fig. 8 (b) at 100 kHz, and the output voltage is high only when two E-mode transistors turn off.

4.2. Converter results comparison at room temperature

Fig. 9 shows the experimental setup of the proposed GaN buck converter (w/ DTG) in Fig. 4. The detailed parameters are shown in Table 1. Two external freewheel diodes D_{HS} and D_{LS} , an inductor L, a load capacitor C, and a load resistor R were integrated on a PCB board. The GaN power ICs were externally connected with a bootstrap diode D_{BT} , a bootstrap C_{BT} , and components of the PCB board using probes. A synchronous GaN converter without DTG (w/o) was also fabricated on the same chip in Fig. 10. The main difference is the absence of the deadtime generation circuit in the GaN converter w/o in Fig. 10, which requires two complementary input signals V_{PWM1} and V_{PWM2} with a presetting deadtime for the high side driver and low side driver, respectively.

 Table 1. Summary of device widths of two converters

| | $D_1, D_2,$ D_2 | D_3 | D_4 | $D_6 \sim D_9$ | $E_1 \sim E_7$ | $E_{8} \sim E_{11}$ | $E_{B1} \sim E_{B4}$ | E _{HS} , El s |
|-------|----------------------|-------|--------|----------------|----------------|---------------------|----------------------|---------------------------|
| | (μm) | (µm) | (µIII) | (µIII) | (µIII) | (µIII) | (µIII) | (mm) |
| w/DTG | 50 | 100 | 25 | 50 | 2000 | 2000 | 2000 | 20 |
| w/o | - | - | - | 50 | - | 2000 | 2000 | 10 |



Fig. 9. Experimental setup of the integrated GaN synchronous converter with a deadtime generator (w/DTG) in Fig. 4. (The parameters of discrete components involves L=1 mH, $C=20 \mu F$, $V_{DD} = V_{DD_BT} = 9 \text{ V}$, and f=100 kHz. The threshold voltage V_F of the discrete diodes D_{HS} , D_{LS} , and D_{BT} is +0.7 V, $C_{BT} = 220 \text{ nF.}$) The effective chip area is 8.6 mm².



Fig. 10. Experimental setup of the GaN-based synchronous converter without DTG (w/o) in Table 1. (The parameters of discrete components are the same as Fig. 9)

Fig. 11 shows dynamic waveforms of the GaN converter w/o in Fig. 10 at a duty cycle of 0.2, 0.5, and 0.7 with a fixed deadtime of 0.5 µs. Obvious gate voltage overshoots were observed, and the overshoots of $V_{GS H}$ (voltage between $V_{G H}$ and V_S) are up to 15 V, which might be caused by the large charging and discharging current in the GaN driver. These large overshoots can be detrimental and even damage power devices using p-GaN HEMT technology, which has a gate voltage limitation of 7 V. In this work, the recessed gate with a high-k insulator has a large gate swing of more than 10 V, indicating advantages of strong noise immunity in power converters. The probes and external wires are used to connect the GaN ICs and discrete components, causing extra parasitic in both the gate loop and power loop, leading to large ringings in the testing results. Meanwhile, the deadtime has little impact on the efficiency of the GaN converter w/o due to the negligible contribution of reverse diode conduction loss in this work. Hence we use a deadtime of 0.5 µs in the GaN converters w/o to avoid unnecessary short circuits. The large ringing can increase the switching loss during turn-ON and turn-OFF ringing sub-intervals, which are considered as the energy dissipation contributed by damping the ringing.



Fig. 11. Dynamic waveforms of the GaN converter w/o in Fig. 10. V_{GS_H} , V_{G_L} , and switching node V_S with a fixed deadtime of 0.5 μ s. f=100 kHz, V_{IN} =25 V, R=100 Ω . (a) D=0.2, (b) D=0.5, (c) D=0.7.



Fig. 12. Dynamic waveforms of the GaN converter w/ DTG in Fig. 9. $V_{GS_{-H}}$, $V_{G_{-L}}$, and switching node Vs. f=100 kHz, $V_{IN}=25$ V, R=100 Ω . (a) D=0.2, (b) D=0.5, (c) D=0.8.

Fig. 12 shows the dynamic waveforms of the proposed GaN converter w/ DTG in Fig. 9 with a duty cycle of 0.2, 0.5, and 0.8. The output signals of gate drivers have the maximum overshoot voltage of 12 V lower than 15 V in the GaN converter w/o in Fig. 11. Besides, owing to a smaller ringing, the GaN converter w/ DTG can steadily operate at a high duty cycle of 0.8, while only a duty cycle of 0.7 can be steadily achieved in Fig. 11. This indicates the advantages of the integrated GaN converter with a deadtime generator over the converter with a fixed deadtime, in terms of small voltage overshoot/ringing, and operation capability at high duty cycles.

The efficiency of the power stage was calculated to be the percentage of output power to input power [32]. Fig. 13 and Fig. 14 show the power stage efficiencies of the integrated GaN converter w/o and the GaN converter w/ DTG at various conditions, respectively. Overall efficiencies of $60 \% \sim 70 \%$ at large load currents are achieved for both converters. The GaN converter w/o shows a maximum efficiency of 71 % at 5.4 W, and the proposed GaN converter w/ DTG shows a maximum efficiency of 73 % at 8 W. Owing to small voltage ringing in the gate drivers, the GaN converter w/ DTG can operate at a high duty cycle of 0.8 and a larger load power of 11.8 W.



Fig. 13. Power stage efficiencies of the GaN converter w/o. f=100 kHz, (a) $V_{IN}=20 \text{ V}$, (b) $V_{IN}=25 \text{ V}$, (c) $V_{IN}=30 \text{ V}$.



Fig. 14. Power stage efficiencies of the GaN converter w/DTG. f=100 kHz, (a) $V_{IN}=20 \text{ V}$, (b) $V_{IN}=25 \text{ V}$, (c) $V_{IN}=30 \text{ V}$.

The comparable maximum efficiency in both converters with and without DTG is attributed to the main contribution of power transistor conduction loss. The reverse diode conduction losses during deadtimes are small, resulting in a small maximum efficiency difference between the two converters. The large conduction loss is generated from the increased dynamic on-state resistance using the recessed MIS-gate technology in this work. Moreover, the low frequency of 100 kHz might be caused by the 3 μ m recessed gate technology. The recessed channel causes decreased mobility and increased R_{ON}, leading to a low switching speed of the integrated GaN converters. From the process point of view, the mainstream p-GaN HEMT would benefit from low on-state resistance for high frequency and high efficiency converters. However, the Schottky gate in p-GaN HEMTs has a large gate leakage current, which highlights the advantage of the recessed MIS-gate technique for high-temperature power converters.

4.3. Converter results at high temperatures

The driver size could have an effect on the switching performance of the drivers and converters. The driver size of the two converters is optimized and reduced by half as shown in Table 2. Compared with Table 1, the main difference is the reduction in the sizes of the drivers and the deadtime generator. The optimized converter w/ DTG and the converter with a fixed deadtime (w/o DTG) have the same width of 20 mm in power transistors.

Table 2. Optimized parameters for two converters

| | D_1, D_2, D_5 | D ₃ (μm) | D ₄ (µm) | D ₆ ~D ₉ (μm) | E ₁ ~E ₇ (μm) | E ₈ ~E ₁₁ (μm) | E _{B1} ~E _{B4} (μm) | E _{HS} , E _{LS} (mm) |
|-------|-------------------|------------------------|------------------------|--|--|---|--|---|
| w/DTG | <u>(μm)</u> 25 | 50 | 12.5 | 25 | 1000 | 1000 | 2000 | 20 |
| w/o | - | - | - | 25 | - | 1000 | 2000 | 20 |

The scaled size can reduce the charging and discharging current of the drivers. However, the small driver size causes extra switching delays. Thus, the balance should be made between switching speed and voltage ringings. The optimized converters show improved efficiency due to smaller voltage overshoot and oscillation. Moreover, the depletion-mode devices in GaN ICs can cause extra power loss, and the static driver consumption of four converters is calculated and summarized in Table 3. Compared with GaN converters w/o, the integrated GaN converters w/ DTG have a larger total driver loss, which is ascribed to the extra power loss of deadtime generation circuit P_{DTG}. However, the total driver loss P_{d,total} could be reduced through shrinking drivers. When the size of driver transistors is reduced by half, the driver loss of the proposed GaN converter w/ DTG converter is changed from 0.96 W to 0.48 W.

Table 3. Comparison of estimated driver conduction losses

| | II | (mA) | I _{D3} (mA) | I _{D4} (mA) | I _{D6} ~ I _{D9} (mA) | P _{DTG} (W) | P _{driver} (W) | P _{d,total} (W) |
|------------------|------------|-------|-------------------------|-------------------------|---|-------------------------|----------------------------|-----------------------------|
| w/ DTG | | 22.5 | 45 | 11.25 | 22.5 | 0.56 | 0.40 | 0.96 |
| w/o | | - | - | - | 22.5 | - | 0.40 | 0.4 |
| Optimized DTG | w / | 11.25 | 22.5 | 5.62 | 11.25 | 0.28 | 0.20 | 0.48 |
| Optimized w/o | | - | - | - | 11.25 | - | 0.20 | 0.2 |

The high-temperature measurements were carried out using a Semishare SE-6 probe station, which is equipped with a temperature hot chuck system. A temperature controller is connected to the chuck with a temperature range from 25 °C to 300 °C. During the high-temperature experiments, only the fabricated GaN chip with integrated GaN devices and ICs were heated on the hot chuck, while the PCB board and external components like bootstrapped diode and capacitor were off the hot probe stage for high-temperature measurements. Fig. 15 shows high-temperature results of the optimized GaN converters in Table 2. At 100 kHz, V_{IN}=25 V, the GaN converters show a slight increase of efficiency at high temperatures up to 250 °C, which might be caused by the reduced current and thus smaller ringing at high temperatures. At high temperatures, both of the optimized GaN converter w/ DTG converter and GaN converter w/o show a comparable maximum efficiency of 80 % at low load currents. The high efficiency of the GaN converters validates the advantages of the recessed MIS gate for HT power converters.



Fig. 15. Power stage efficiencies of the optimized converter w/o (a) and the optimized converter w/DTG (b) in Table 2. D=0.5, $V_{IN}=25$ V, T=25 °C, 200 °C, and 250 °C, f=100 kHz.

Both converters can operate at high temperatures up to 250 °C, and here we use 200 °C as an example to compare two optimized converters at various load conditions. Fig. 16 and Fig. 17 show gate signals of the optimized driver w/o and the optimized driver w/ DTG at various load conditions, respectively. The optimized GaN converter with a fixed deadtime (w/o) in Fig. 16 shows obvious gate overshoot at the switching-off transient of the high-side transistor, and the increased overshoot with incremental input voltages and load currents. The overshoot might be caused by the delay between the switching node V_S and high-side gate driver signal $V_{G_{-H}}$, due to the increased R_{ON} at large load currents and high temperatures. The maximum overshoot voltage is up to 20 V, which is detrimental to some Schottky gate GaN devices with a strict gate voltage limitation of 7 V [33]. Owing to the insertion of the high-k insulator Al₂O₃ in this work, the recessed E-mode MIS gate can provide a dynamic gate-tosource voltage tolerance of 20 V at high temperatures. Fortunately, the proposed GaN converter w/ DTG shows a smaller gate overshoot at various load conditions at 200 °C in Fig. 17, validating the advantages of the proposed GaN

deadtime generation circuit for high-temperature power converters.

Fig. 18 gives a comparison of dynamic V_S waveforms at various load conditions at 200 °C. At a small load current with a load resistance of 500 Ω , the maximum voltage of stable V_S ($V_{S,Max}$) has no obvious difference between the two converters. However, when the load resistance is increased to 25 Ω , the $V_{S,Max}$ in the proposed converter w/ DTG is higher than that in converter w/o, and the discrepancy increases with increasing input voltages. The large gate overshoot in Fig. 16 can increase R_{ON} at large load currents. The dynamic R_{ON} increases with increasing gate voltage [34], and this can explain the lower $V_{S,Max}$ of the optimized converter w/o at large load currents at 200 °C in Fig. 18. The temperature dependence of electrical parameters of GaN power transistors [35] can guide the design of drivers for high-temperature power converters.



Fig. 16 Gate driver signals of the optimized GaN converter w/o at various load conditions at 200 °C. f=100 kHz, D=0.5.



Fig. 17 Gate driver signals of the optimized GaN converter w/ DTG at various load conditions at 200 °C. f=100 kHz, D=0.5.



Fig. 18. Comparison of dynamic V_s waveforms between the optimized converter w/ DTG and converter w/o at various load conditions. D = 0.5, T = 200 °C.

Fig. 19 shows the power stage efficiencies of two optimized converters at various load currents at 200 °C to investigate temperature-dependent efficiency, since R_{ON}

increases at high temperatures due to the degradation of the channel mobility [36]. At low load powers, both converters exhibit a comparable maximum efficiency of 80 % at 200 °C, benefiting from the recessed GaN MIS-HEMTs for hightemperature converters. The little difference in peak efficiency between the two converters is attributed to the large power conduction loss and small reverse conduction loss during deadtimes as discussed previously. Advanced interface engineering techniques and a larger power transistor width could be helpful to reduce dynamic R_{ON} and improve power efficiency. However, the proposed GaN converter with a deadtime generator shows smaller efficiency degradation with increasing load powers compared with the converter w/o at high temperatures. Moreover, under the same load resistances, the maximum power reaches 5.4 W for the optimized converter w/ DTG in Fig. 19 (b), which is larger than 3.7 W for the optimized converter w/o in Fig. 19 (a), respectively. This can be explained by higher V_{S.Max} of the optimized converter w/ DTG at large load currents in Fig. 18. The high-temperature results indicate a better performance of the proposed GaN converter w/ DTG at high temperatures.

| | - | | i coming | 1440 101 01 | | 2 0 0 0 1 0 1 0 | | |
|-----------------------|---|---------------------------------|---|----------------------------------|--|--|---|---|
| Design | [21] | [18] | [22] | [19] | [23] | [24] | [25] | This Work |
| Year | 2015 | 2016 | 2016 | 2020 | 2022 | 2022 | 2022 | 2022 |
| Topology | Buck | Boost | Buck | Boost | Buck | Buck/Boost | Buck | Buck |
| GaN switch | E-mode (discrete EPC2014,2015) | E-mode (discrete EPC2001) | E-mode (discrete EPC2007) | E-mode (discrete GS66508P) | E-mode (discretel EPC2014C) | E-mode (discrete EPC8009) | E-mode (p-GaN HEMT) | E-mode (GaN MIS HEMT) |
| Deadtime technique | Deadtime corrector (0.35µm CMOS) | Analytical model | Deadtime controller (0.35µm CMOS) | Adaptive model | Deadtime controller (0.18 µm BCD process) | Deadtime controller (0.18 µm BCD process) | Integrated deadtime controller (GaN process) | ntegrated deadtime generator (3 μm GaN process) |
| Gate driver | On-chip (simulated) | Discrete LM5113 | On-chip | Discrete SI8271 | On-chip | On-chip | Integrated GaN driver | Integrated GaN driver |
| Frequency | 1 MHz | 400 kHz | 100 kHz | 270 kHz | 1 MHz | 9 MHz | 50 MHz | 100 kHz |
| Efficiency | 93.6% | 95% | 95% | 98.6% | 84.68 % | 86.37% (Buck) | 95.4% | 80% |
| V _{IN} Range | 12V | 24 V | 45 V | 250V | 12V | 20-40 V | 48-400 V | 20-30 V |
| $V_{GS,max}$ | 6 V | 6 V | 6 V | 7 V | 6 V | 6 V | N.A. | 10 V |
| Temperature | RT | RT | RT | RT | RT | RT | RT | 250 °C |
| Area | Simulation | N.A. | 0.22 mm ² (CMOS deadtime controller) | N.A. | 1.5 mm ² (Driver only) | 9 mm ² (Driver only) | 16.75 mm ² (GaN driver+GaN switch) | 8.6 mm ² (GaN driver+ GaN switch) |



Fig. 19. Power stage efficiencies of the optimized converter w/o (a) and the optimized converter w/DTG (b) in Table 2. f=100 kHz, D=0.5, T=200 °C, $V_{IN}=20 \text{ V}$, 25 V, and 30 V.

Table 4 shows a summary of deadtime techniques for GaN-based DC-DC converters. Most of the reported methods are based on external deadtime management or Si-based integration technology. One recent method using GaN technology was reported [25] with high frequency, high efficiency, and a small chip size. However, this technique is based on p-GaN HEMT technology, which is not suitable for high-temperature operation due to its leakage current from the Schottky contact. In this work, the proposed GaN DTG converter with one control signal can operate at 250 $^{\circ}$ C with a large gate swing of 10 V, and it shows a maximum efficiency of 80 % at high temperatures. Due to the limitation of the 3 µm recessed MIS-gate technology, the frequency and efficiency of the proposed converter with a deadtime generator are not high enough. However, this work validates the possibility of the monolithically integrated GaN deadtime method using all-GaN nMOS technology. Results in this work provides the guidance to develop GaN-based advanced deadtime correction circuits or controllers in the future, especially for high-temperature operations.

5. Conclusion

Deadtime management is essential for power converters to avoid short circuit failure and reduce power loss during deadtimes. This work demonstrates a GaN deadtime generation (DTG) circuit and provides a simple deadtime management method for high temperatures power converters. The proposed GaN integrated circuits (ICs) simply use one pulse signal to generate two complementary signals with a small deadtime. The GaN converter w/ DTG is compared to a GaN converter (w/o) with two input signals and a presetting deadtime at various load conditions. The proposed GaN DTG converter provides smaller gate voltage overshoot and ringing than the converter w/o with a compromise of extra driver consumption. Moreover, the two optimized converters show a comparable maximum efficiency of 80 % at high temperatures up to 250 °C. At high temperatures, the proposed converter w/ DTG shows better efficiency at large load currents than the optimized converter w/o, owing to the small voltage overshoot of driver signals. The results in this work provide a simple deadtime method for high-temperature power converters in applications under extreme environments, where a high temperature above 200 °C is required.

6. Acknowledgments

This work was supported by Suzhou Science and Technology program (SYG201923 and SYG202131), the Key Program Special Fund in XJTLU (KSF-A-05, KSF-A-12 and KSF-T-07), and the XJTLU Research Development Fund (PGRS13-03-01 and PGRS1912003, RDF-20-02-62, RDF-21-02-031). BE2020004-1, 2020 Key R&D Program (Industry Foresight and Key Core Technologies) of Jiangsu Province. I.Z. Mitrovic acknowledges British Council UKIERI project no. IND/CONT/G/17-18/18 & F.No.184-1/2018(IC); as well as EPSRC funded projects: UKRI GCRF GIAA award and EP/P510981/1.

Miao Cui: Writing-Original Draft Preparation (equal), Conceptualization, Supervision (equal), Yuhao Zhu and Qinglei Bu: Formal Analysis, Pingyu Cao, Yinchao Zhao, Ang Li, Ivona Z. Mitrovic: Writing-Review & Editing, Xujun Su: Writing-Original Draft Preparation (equal), Funding Acquisition. Huiqing Wen, Wen Liu: Formal Analysis, Cezhou Zhao: Supervision (equal), Funding Acquisition.

7. Conflict of interest

The authors have no conflict of interest.

8. Data availability statement Data sharing not applicable.

9. References

- Y. Xiao, Z. Zhang, M. S. Duraij, G. Zsurzsan, and M. A. E. Andersen, "A Review of High-temperature Power Electronics Converters," *IEEE Transactions on Power Electronics*, 2022. DOI: 10.1109/TPEL. 2022. 3148192.
- [2] N. Keshmiri, D. Wang, B. Agrawal, R. Hou, and A. Emadi, "Current Status and Future Trends of GaN HEMTs in Electrified Transportation," *IEEE Access*, vol. 8, pp. 70553-70571, 2020.
- [3] V. R. Garuda, M. K. K., M.L. Ramalingam, L. Tolkkinen, M.D. Roth, "High temperature testing of a buck converter using silicon and silicon carbide diodes," *IECEC-97 Proceedings of the Thirty-Second Intersociety Energy Conversion Engineering Conference* 1997.
- [4] Biswajit Ray, R. L. S. "High Temperature Design and Testing of a DC-DC Power Converter with Si and SiC Devices," *Conference Record of the 2004 IEEE Industry Applications Conference, 2004. 39th IAS Annual Meeting, 2004.*
- [5] T. Funaki *et al.*, "Power Conversion With SiC Devices at Extremely High Ambient Temperatures," *IEEE Transactions on Power Electronics*, vol. 22, no. 4, pp. 1321-1329, 2007.
- [6] S.K. Mazumder, K. A., and Piotr Jedraszczak, "High-Temperature All-SiC Bidirectional DC DC Converter for Plug-in-Hybrid Vehicle (PHEV)," 2008 34th Annual Conference of IEEE Industrial Electronics, 2008.
- [7] Puqi Ning, Dushan Boroyevich, Khai Ngo,
 "Development of a 10 kW High Temperature, High Power Density Three-Phase AC-DC-AC SiC

Converter," 2011 IEEE Energy Conversion Congress and Exposition, 2011.

- [8] R. Wang et al., "A High-Temperature SiC Three-Phase AC–DC Converter Design for >100 C Ambient Temperature," *IEEE Transactions on Power Electronics*, vol. 28, no. 1, pp. 555-572, 2013.
- [9] F. Guedon, S. Singh, R. McMahon, and F. Udrea, "Boost Converter With SiC JFETs: Comparison With CoolMOS and Tests at Elevated Case Temperature," *IEEE Transactions on Power Electronics*, vol. 28, no. 4, pp. 1938-1945, 2013.
- [10] Saeed safari, A. C., Pat Wheeler, "Comparative Performance Evaluation of SiC Power Devices for High Temperature and High Frequency Matrix Converter," 2013 IEEE Energy Conversion Congress and Exposition, 2013.
- [11] X. Zhong, X. Wu, W. Zhou, and K. Sheng, "An All-SiC High-Frequency Boost DC–DC Converter Operating at 320 °C Junction Temperature," *IEEE Transactions on Power Electronics*, vol. 29, no. 10, pp. 5091-5096, 2014.
- [12] Z. Wang *et al.*, "A high temperature silicon carbide mosfet power module with integrated silicon-oninsulator-based gate drive," *IEEE Transactions on Power Electronics*, vol. 30, no. 3, pp. 1432-1445, 2015.
- [13] M. Cui *et al.*, "Monolithic integration design of GaNbased power chip including gate driver for hightemperature DC–DC converters," *Japanese Journal of Applied Physics*, vol. 58, no. 5, p. 056505, 2019.
- [14] M. Cui *et al.*, "Monolithic GaN Half-Bridge Stages With Integrated Gate Drivers for High Temperature DC-DC Buck Converters," *IEEE Access*, vol. 7, pp. 184375-184384, 2019.
- [15] B. M. e. al., "Smart Power ICs: Technologies and Applications," *Springer Press*, 1996.
- [16] Thomas LaBella, B. Y., Chris Hutchens, Jih-Sheng Lai, "Dead Time Optimization through Loss Analysis of an Active-Clamp Flyback Converter Utilizing GaN Devices," *Proc. IEEE Energy Convers. Congr. Expo. (ECCE)*, 2013.
- [17] L. Hoffmann, Gautier, Cyrille, Lefebvre, Stephane, Costa, Francois, "Optimization of the Driver of GaN Power Transistors Through Measurement of Their Thermal Behavior," *IEEE Transactions on Power Electronics*, vol. 29, no. 5, pp. 2359-2366, 2014.
- [18] D. Han, Sarlioglu, Bulent, "Deadtime Effect on GaN-Based Synchronous Boost Converter and Analytical Model for Optimal Deadtime Selection," *IEEE Transactions on Power Electronics*, vol. 31, no. 1, pp. 601-612, 2016.
- [19] Y. Zhang, Chen, Cai, Liu, Teng, Xu, Ke, Kang, Yong, Peng, Han, "A High Efficiency Model-Based Adaptive Dead-Time Control Method for GaN HEMTs Considering Nonlinear Junction Capacitors in Triangular Current Mode Operation," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 8, no. 1, pp. 124-140, 2020.
- [20] Jing Xue, K. D. T. N., and Hoi Lee, "A 99%-Efficiency 1-MHz 1.6-kW Zero-Voltage-Switching Boost Converter Using Normally-Off GaN Power Transistors and Adaptive Dead-Time Controlled Gate Drivers," *IEEE International Conference of Electron Devices and Solid-State Circuits 2013*, 2013.

- [21] Ziang Chen, Y.-T. W., Tak-Sang Yim and Wing-Hung Ki, "A 12A 50V Half-Bridge Gate Driver for Enhancement-Mode GaN HEMTs with Digital Dead-Time Correction," 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015.
- [22] R. Grezaud, F. Ayel, N. Rouger, and J.-C. Crebier, "A Gate Driver with Integrated Dead-Time Controller," *IEEE Transactions on Power Electronics*, pp. 1-1, 2016.
- [23] C.-J. Chen, P.-K. Chiu, Y.-M. Chen, P.-Y. Wang, and Y.-C. Chang, "An Integrated Driver With Adaptive Dead-Time Control for GaN-Based Synchronous Buck Converter," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 69, no. 2, pp. 539-543, 2022.
- [24] D. Luo, Y. Gao, and P. K. T. Mok, "A GaN Driver for a Bi-Directional Buck/Boost Converter With Three-Level VGS Protection and Optimal-Point Tracking Dead-Time Control," *IEEE Transactions on Circuits* and Systems I: Regular Papers, vol. 69, no. 5, pp. 2212-2224, 2022.
- [25] Yu-Yung Kao, T.-W. W., Sheng-Hsi Hung, Tzu-Hsien Yang, Si-Yi Li, Ke-Horng Chen, Tsung-Yen Tsai, "A Monolithic GaN-Based Driver and GaN Power HEMT with Diode-Emulated GaN Technique for 50 MHz Operation and sub-0.2ns Deadtime Control," *IEEE International Solid-State Circuits Conference*, 2022.
- [26] Y. Cai, Z. Cheng, W. C. W. Tang, K. M. Lau, and K. J. Chen, "Monolithically Integrated Enhancement/ Depletion-Mode AlGaN/GaN HEMT Inverters and Ring Oscillators Using CF4 Plasma Treatment," *IEEE Transactions on Electron Devices*, vol. 53, no. 9, pp. 2223-2230, 2006.
- [27] Z. Xu *et al.*, "High Temperature Characteristics of GaN-Based Inverter Integrated With Enhancement-Mode (E-Mode) MOSFET and Depletion-Mode (D-Mode) HEMT," *IEEE Electron Device Letters*, vol. 35, no. 1, pp. 33-35, 2014.
- [28] G. Tang et al., "Digital Integrated Circuits on an E-Mode GaN Power HEMT Platform," *IEEE Electron Device Letters*, vol. 38, no. 9, pp. 1282-1285, 2017.
- [29] R. Sun et al., "All-GaN Power Integration: Devices to Functional Subcircuits and Converter ICs," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 8, no. 1, pp. 31-44, 2020.
- [30] M. Z., E. M., "Monolithic Integration of GaNBased NMOS Digital Logic Gate Circuits with EMode Power GaN MOSHEMTs," *Proceedings of the 30th International Symposium on Power Semiconductor Devices & ICs*, 2018.
- [31] Nagy Lukas *et al.*, "Design of In AlN/GaN Heterostructure-Based Logic Cells," presented at the 2015 IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2015.
- [32] Y. Zhang, M. Rodriguez, and D. Maksimovic, "Very High Frequency PWM Buck Converters Using Monolithic GaN Half-Bridge Power Stages With Integrated Gate Drivers," *IEEE Transactions on Power Electronics*, vol. 31, no. 11, pp. 7926-7942, 2016.

- [33] Hanxing Wang *et al.*, "Maximizing the Performance of 650-V p-GaN Gate HEMTs: Dynamic RON Characterization and Circuit Design Considerations," *IEEE Transactions on Power Electronics*, vol. 32, no. 7, p. 5539, 2017.
- [34] S. Yang, et al., "Dynamic Gate Stress-Induced VTH Shift and Its Impact on Dynamic RON in GaN MIS-HEMTs," *IEEE Electron Device Letters*, vol. 37, no. 2, pp. 157-160, 2016.
- [35] Wang Sizhen *et al.*, "Physics Understanding of High Temperature Behavior of Gallium Nitride Power Transistor," *4th IEEE Workshop on Wide Bandgap Power Devices and Applications* pp. 324-327, 2016.
- [36] A. Pérez-Tomás *et al.*, "GaN transistor characteristics at elevated temperatures," *Journal of Applied Physics*, vol. 106, no. 7, p. 074519, 2009.