A Cost-Effective Fault Tolerance Technique for Functional TSV in 3-D ICs

Reddy, Raviteja P, Acharyya, Amit and Khursheed, Saqib (2017) A Cost-Effective Fault Tolerance Technique for Functional TSV in 3-D ICs. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 25 (7). pp. 2071-2080.

Text Final version.pdf - Author Accepted Manuscript Download (1MB)

Abstract

Regular and redundant through-silicon via (TSV) interconnects are used in fault tolerance techniques of 3-D IC. However, the fabrication process of TSVs results in defects that reduce the yield and reliability of TSVs. On the other hand, each TSV is associated with a significant amount of on-chip area overhead. Therefore, unlike the state-of-The-Art fault tolerance architectures, here we propose the time division multiplexing access (TDMA)-based fault tolerance technique without using any redundant TSVs, which reduces the area overhead and enhances the yield. In the proposed technique, by means of TDMA, we reroute the signal through defect-free TSV. Subsequently, an architecture based on the proposed technique has been designed, evaluated, and validated on logic-on-logic 3-D IWLS'05 benchmark circuits using 130-nm technology node. The proposed technique is found to reduce the area overhead by 28.70%-40.60%, compared to the state-of-The-Art architectures and results in a yield of 98.9%-99.8%.

Item Type:	Article
Uncontrolled Keywords:	3-D IC, fault tolerance, through-silicon via (TSV), time division multiplexing access (TDMA), yield
Depositing User:	Symplectic Admin
Date Deposited:	13 Mar 2017 08:22
Last Modified:	16 Mar 2024 14:20
DOI:	10.1109/TVLSI.2017.2681703
Related URLs:	Author Publisher
URI:	https://livrepository.liverpool.ac.uk/id/eprint/3006328