A Cost-Aware Framework for Lifetime Reliability of TSV-Based 3D-IC Design



Reddy, Raviteja P, Acharyya, Amit and Khursheed, Saqib
(2020) A Cost-Aware Framework for Lifetime Reliability of TSV-Based 3D-IC Design. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 67 (11). pp. 2677-2681.

[img] Text
FINAL_VERSION Ravi TCAS-2 2020.pdf - Author Accepted Manuscript

Download (682kB) | Preview

Abstract

The lifetime reliability of 3D-IC is limited due to defects, thermal issues and aging of Through-silicon-via (TSV). The state-of-The-Art methodologies for enhancing reliability are based on the fault tolerance techniques using redundant TSVs. The existing methodlogies do not consider the target lifetime, various failure mechanisms and workload. Thus the performance and cost of 3D-ICs is affected significantly. In this brief, we propose a TSV lifetime reliability aware 3D-IC framework with various TSV failure mechanisms and workload into consideration. Subsequently, validation and evaluation on IWLS'05 benchmark circuits is done for TSV lifetime reliability and compared with existing fault tolerance techniques to provide synergy between TSV count and targeted lifetime reliability of Router and Ring architectures.

Item Type: Article
Uncontrolled Keywords: Through-silicon vias, Failure analysis, Stress, Reliability engineering, Fault tolerant systems, Fault tolerance, 3D-IC, through-silicon-via (TSV), fault tolerance and lifetime reliability
Depositing User: Symplectic Admin
Date Deposited: 10 Feb 2020 10:27
Last Modified: 17 Mar 2024 07:23
DOI: 10.1109/TCSII.2020.2970724
Related URLs:
URI: https://livrepository.liverpool.ac.uk/id/eprint/3073825